AM79C978VCSLASHW datasheet(47/261 Pages) AMD

47 / 261 page

Am79C978

Figure 18.

Disconnect With Data Transfer

Disconnect Without Data Transfer

Figure 19 shows a target disconnect sequence during

which no data is transferred. STOP is asserted on clock

4 without TRDY being asserted at the same time. The

Am79C978 controller terminates the access with the

deassertion of FRAME on clock 5 and of IRDY one

clock cycle later. It finally releases the bus on clock 7.

The Am79C978 controller will again request the bus

after two clock cycles to retry the last transfer. The

starting address of the new transfer will be the address

of the last non-transferred data.

Target Abort

Figure 20 shows a target abort sequence. The target

asserts DEVSEL for one clock. It then deasserts

DEVSEL and asserts STOP on clock 4. A target can

use the target abort sequence to indicate that it can-

not service the data transfer and that it does not want

the tran saction to be retrie d. Additionally, the

Am79C978 controller cannot make any assumption

about the success of the previous data transfers in the

current transaction. The Am79C978 controller termi-

nates the current transfer with the deassertion of

FRAME on clock 5 and of IRDY one clock cycle later.

It finally releases the bus on clock 6.

Since data integrity is not guaranteed, the Am79C978

controller cannot recover from a target abort event.

TheAm79C978 controller will reset all CSR locations to

their STOP_RESET values. The BCR and PCI config-

uration registers will not be cleared. Any on-going net-

wo rk tran smission is te rm inated in an orde rly

sequence. If less than 512 bits have been transmitted

onto the network, the transmission will be terminated

immediately, generating a runt packet. If 512 bits or

more have been transmitted, the message will have the

current FCS inverted and appended at the next byte

boundary to guarantee an FCS error is detected at the

receiving station.

FRAME

CLK

IRDY

TRDY

C/BE

DEVSEL

REQ

GNT

PAR

DEVSEL

is sampled

ADDRi

0000

0111

PAR

0111

3456789

PAR

DATA

STOP

ADDRi+8

DATA

22206B-21

AM79C978VC/W 数据表(PDF) 47 Page - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 47 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载