数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AM79C978VC/W 数据表(PDF) 22 Page - Advanced Micro Devices

部件名 AM79C978VC/W
功能描述  Single-Chip 1/10 Mbps PCI Home Networking Controller
PDF  261 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C978VC/W 数据表(HTML) 22 Page - Advanced Micro Devices

Back Button AM79C978VC/W Datasheet HTML 18Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 19Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 20Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 21Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 22Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 23Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 24Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 25Page - Advanced Micro Devices AM79C978VC/W Datasheet HTML 26Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 261 page
background image
22
Am79C978
PIN DESIGNATIONS (PQR160)
Listed By Group
Pin Name
Pin Function
Type
Voltage
Driver
No. of
Pins
HomePNA PHY Network Ports
HRTXRXP/N
Receive/Transmit Data
I/O
3.3
NA
2
XTAL1
Crystal Input (20 MHz XTAL/60 MHz CLK)
I
3.3
-
1
XTAL2
Crystal Output (20 MHz XTAL)
O
3.3
XTAL
1
XCLK/XTAL
Oscillator/Crystal Select
I
3.3
-
1
10BASE-T Network Ports
TX±
Serial Transmit Data
O
3.3
NA
2
RX±
Serial Receive Data
I
3.3
-
2
IREF
Tied to GND via a 12 k
Ω 1% resistor
I
3.3
-
1
PHY_RST
Buffered PCI RST signal
O
3.3
OMII1
1
MII
TX_CLK
MII Transmit Clock
I
3.3
-
1
TXD[3:0]
MII Transmit Data
O
3.3
OMII1
4
TX_EN
MII Transmit Enable
O
3.3
OMII1
1
RX_CLK
MII Receive Clock
I
3.3
-
1
RXD[3:0]
MII Receive Data
I
3.3
-
4
RX_ER
MII Receive Error
I
3.3
-
1
RX_DV
MII Receive Data Valid
I
3.3
-
1
MDC
MII Management Data Clock
O
3.3
OMII2
1
MDIO
MII Management Data I/O
I/O
3.3
TSMII
1
CRS
Carrier Sense
I
3.3
-
1
COL
Collision
I
3.3
-
1
Magic Packet
PME
Power Management Event
O
3.3
OD6
1
PG
Power Good
I
3.3
-
1
Host CPU Interface
PCI_CLK
CPU Clock
I
3.3/5
-
1
C/BE[3:0]
Bus Command Byte Enable
I/O
3.3/5
TS3
4
AD[31:0]
Address/Data
I/O
3.3/5
TS3
32
DEVSEL
Device Select
I/O
3.3/5
STS6
1
FRAME
Cycle Frame
I/O
3.3/5
STS6
1
GNT
Bus Grant
I
3.3/5
-
1
IDSEL
Initialization Device Select
I
3.3/5
-
1
INTA
Interrupt
O
3.3/5
OD6
1
IRDY
Initiator Ready
I/O
3.3/5
STS6
1
PAR
Parity
I/O
3.3/5
STS6
1
PERR
Parity Error
I/O
3.3/5
STS6
1
REQ
Bus Request
O
3.3/5
TS3
1
RST
Reset
I
3.3/5
-
1
SERR
System Error
I/O
3.3/5
OD6
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com