ADE7758ARWRL datasheet(63/68 Pages) AD

63 / 68 page

ADE7758

Rev. A | Page 63 of 68

COMPUTATIONAL MODE REGISTER (0x16)

The computational method of the ADE7758 is defined by writing to the COMPMODE register. Table 17 summarizes the functionality of

each bit in the COMPMODE register.

Table 17. COMPMODE Register

Bit

Location

Bit

Mnemonic

Default

Value

Description

0 to 1

CONSEL

These bits are used to select the input to the energy accumulation registers.

Registers

CONSEL[1, 0] = 00

CONSEL[1, 0] = 01

CONSEL[1, 0] = 10

AWATTHR

VA × IA

VA × (IA – IB)

VA × (IA–IB)

BWATTHR

VB × IB

CWATTHR

VC × IC

VC × (IC – IB)

VC × IC

AVARHR

VA × IA

VA × (IA – IB)

VA × (IA–IB)

BVARHR

VB × IB

CVARHR

VC × IC

VC × (IC – IB)

VC × IC

AVAHR

VARMS × IARMS

VARMS × ARMS

BVAHR

VBRMS × IBRMS

(VARMS + VCRMS)/2 × IBRMS

VARMS × IBRMS

CVAHR

VCRMS × ICRMS

CONSEL[1, 1] is reserved.

Note: IA, IB, and IC are IA, IB, and IC phase shifted by –90°, respectively.

2 to 4

TERMSEL

These bits are used to select the phases to be included in the APCF and VARCF pulse outputs.

Setting Bit 2 enables Phase A (the inputs to AWATTHR and AVARHR registers) to be included. Bit 3

and Bit 4 are for Phase B and Phase C, respectively. Setting all three bits enables the sum of all three

phases to be included in the frequency outputs (see the Active Power Frequency Output and the

Reactive Power Frequency Output sections).

ABS

Setting this bit places the APCF output pin in absolute only mode. Namely, the APCF output

frequency is proportional to the sum of the absolute values of the watt-hour accumulation registers

(AWATTHR, BWATTHR, and CWATTHR). Note that this bit only affects the APCF pin and has no effect

on the content of the corresponding registers.

SAVAR

Setting this bit places the VARCF output pin in the signed adjusted mode. Namely, the VARCF

output frequency are proportional to the sign-adjusted sum of the VAR-hour accumulation registers

(AVARHR, BVARHR, and CVARHR). The sign of the VAR is determined from the sign of the watt

calculation from the corresponding phase, i.e., the sign of the VAR is flipped if the sign of the watt is

negative, and if the watt is positive, there is no change to the sign of the VAR. Note that this bit only

affects the VARCF pin and has no effect on the content of the corresponding registers.

NOLOAD

Setting this bit activates the no-load threshold in the ADE7758.

ADE7758ARWRL 数据表(PDF) 63 Page - Analog Devices

ADE7758ARWRL 数据表(HTML) 63 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载

链接网址

ADE7758ARWRL 数据表(PDF) 63 Page - Analog Devices

ADE7758ARWRL 数据表(HTML) 63 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表 下载

链接网址

数据表下载