数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7758ARWRL 数据表(PDF) 25 Page - Analog Devices

部件名 ADE7758ARWRL
功能描述  Poly Phase Multifunction Energy Metering IC with Per Phase Information
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7758ARWRL 数据表(HTML) 25 Page - Analog Devices

Back Button ADE7758ARWRL Datasheet HTML 21Page - Analog Devices ADE7758ARWRL Datasheet HTML 22Page - Analog Devices ADE7758ARWRL Datasheet HTML 23Page - Analog Devices ADE7758ARWRL Datasheet HTML 24Page - Analog Devices ADE7758ARWRL Datasheet HTML 25Page - Analog Devices ADE7758ARWRL Datasheet HTML 26Page - Analog Devices ADE7758ARWRL Datasheet HTML 27Page - Analog Devices ADE7758ARWRL Datasheet HTML 28Page - Analog Devices ADE7758ARWRL Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 68 page
background image
ADE7758
Rev. A | Page 25 of 68
The phase calibration registers (APHCAL, BPHCAL, and
CPHCAL) are twos complement, 7-bit signed registers that can
vary the time advance/delay in the voltage channel signal path
from –151.2 µs to +75.6 µs (CLKIN = 10 MHz). One LSB is
equivalent to 1.2 µs of time delay or 2.4 µs of time advance.
With a line frequency of 50 Hz, this gives a phase resolution of
0.026° at the fundamental, i.e., 360° × 1.2 µs × 60 Hz, in the positive
direction and 0.052° in the negative direction. This corresponds to
a total correction range of −2.72° to +1.36° at 50 Hz.
Figure 56 illustrates how the phase compensation is used to
remove a 0.1° phase lead in IA of the current channel from the
external current transducer. In order to cancel the lead (0.1°) in
the current channel of Phase A, a phase lead must be introduced
into the corresponding voltage channel. The resolution of the
phase adjustment allows the introduction of a phase lead of
0.104°. The phase lead is achieved by introducing a time advance
into VA. A time advance of −4.8 µs is made by writing −4 (0x3C)
to the time delay block (APHCAL[7:0]), thus reducing the
amount of time delay by 4.8 µs or equivalently, 360° × 4.8 µs ×
60 Hz = 0.104° at 60 Hz.
0
100
200
300
400
500
600
700
800
1k
900
90
0
10
20
30
40
50
60
70
80
FREQUENCY (Hz)
Figure 53. Phase Response of the HPF and Phase Compensation
(10 Hz to 1 kHz)
40
70
65
60
55
50
45
0.20
0.15
0.10
0.05
0
–0.05
–0.10
FREQUENCY (Hz)
Figure 54. Phase Response of the HPF and Phase Compensation
(40 Hz to 70 Hz)
44
56
54
52
50
48
46
0.10
0.08
0.06
0.04
0.02
0
–0.02
FREQUENCY (Hz)
Figure 55. Gain Response of HPF and Phase Compensation
(44 Hz to 56 Hz)
PGA1
IAP
IAN
IA
ADC
HPF
PGA2
VAP
VN
VA
ADC
60Hz
0.1°
V2
V1
RANGE OF PHASE
CALIBRATION
111 11 00
60
APHCAL[6:0]
–151.2
µs TO +75.6µs
VA
VA DELAYED BY 4.8
µs
(–0.104
° @ 60Hz)
0x7C
IA
60Hz
DIGITAL
INTEGRATOR
ACTIVE AND
REACTIVE
ENERGY
CALCULATION
+1.36°, –2.72° @ 50Hz; 0.022°, 0.043°
+1.63°, –3.28° @ 60Hz; 0.026°, 0.052°
Figure 56. Phase Calibration on Voltage Channels



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com