ST7MC1 datasheet(86/308 Pages) STMICROELECTRONICS

86 / 308 page

ST7MC1/ST7MC2

86/308

16-BIT TIMER (Cont’d)

10.3.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the

generation of a signal with a frequency and pulse

length determined by the value of the OC1R and

OC2R registers.

Pulse Width Modulation mode uses the complete

Output Compare 1 function plus the OC2R regis-

ter, and so this functionality can not be used when

PWM mode is activated.

In PWM mode, double buffering is implemented on

the output compare registers. Any new values writ-

ten in the OC1R and OC2R registers are loaded in

their respective shadow registers (double buffer)

only at the end of the PWM period (OC2) to avoid

spikes on the PWM output pin (OCMP1). The

shadow registers contain the reference values for

comparison in PWM “double buffering” mode.

Note: There is a locking mechanism for transfer-

ring the OCiR value to the buffer. After a write to

the OCiHR register, transfer of the new compare

value to the buffer is inhibited until OCiLR is also

written.

Unlike in Output Compare mode, the compare

function is always enabled in PWM mode.

Procedure

To use pulse width modulation mode:

1. Load the OC2R register with the value corre-

sponding to the period of the signal using the

formula in the opposite column.

2. Load the OC1R register with the value corre-

sponding to the period of the pulse if (OLVL1=0

and OLVL2=1) using the formula in the oppo-

site column.

3. Select the following in the CR1 register:

– Using the OLVL1 bit, select the level to be ap-

plied to the OCMP1 pin after a successful

comparison with OC1R register.

– Using the OLVL2 bit, select the level to be ap-

plied to the OCMP1 pin after a successful

comparison with OC2R register.

4. Select the following in the CR2 register:

– Set OC1E bit: the OCMP1 pin is then dedicat-

ed to the output compare 1 function.

– Set the PWM bit.

– Select the timer clock (CC[1:0]) (see Table 16

Clock Control Bits).

If OLVL1=1 and OLVL2=0 the length of the posi-

tive pulse is the difference between the OC2R and

OC1R registers.

If OLVL1=OLVL2 a continuous signal will be seen

on the OCMP1 pin.

The OCiR register value required for a specific tim-

ing application can be calculated using the follow-

ing formula:

Where:

= Signal or pulse period (in seconds)

fCPU

= CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depend-

ing on CC[1:0] bits, see Table 16 Clock

Control Bits)

If the timer clock is an external clock the formula is:

Where:

= Signal or pulse period (in seconds)

fEXT

= External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter

to be initialized to FFFCh (See Figure 54)

Notes:

1. The OCF1 and OCF2 bits cannot be set by

hardware in PWM mode therefore the Output

Compare interrupt is inhibited.

2. The ICF1 bit is set by hardware when the coun-

ter reaches the OC2R value and can produce a

timer interrupt if the ICIE bit is set and the I bit is

cleared.

Counter

OCMP1 = OLVL2

Counter

= OC2R

OCMP1 = OLVL1

When

= OC1R

Pulse Width Modulation cycle

Counter is reset

to FFFCh

ICF1 bit is set

OCiR Value =

t * fCPU

PRESC

- 5

OCiR =

t * fEXT -5

ST7MC1 数据表(PDF) 86 Page - STMicroelectronics

ST7MC1 数据表(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载