| 数据搜索系统,热门电子元器件搜索 |
|
ST7MC1 数据表(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1 数据表(HTML) 12 Page - STMicroelectronics |
|
12 / 308 page ![]() ST7MC1/ST7MC2 12/308 PIN DESCRIPTION (Cont’d) For external pin connection guidelines, See “ELECTRICAL CHARACTERISTICS” on page 246. Legend / Abbreviations for Table 1: Type: I = input, O = output, S = supply Input level: A = Dedicated analog input In/Output level: CT= CMOS 0.3VDD/0.7VDD with Schmitt trigger TT= Refer to the G&H ports Characteristics in section 12.8.1 on page 263 Output level: HS = 20mA high sink (on N-buffer only) Port and control configuration: – Input: float = floating, wpu = weak pull-up, wpd = weak pull-down, int = interrupt 1), ana = analog – Output: OD = open drain, PP = push-pull Refer to “I/O PORTS” on page 53 for more details on the software configuration of the I/O ports. The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state. Table 1. ST7MC Device Pin Description Pin n° Pin Name Level Port Main function (after reset) Alternate function 2) Input Output 1 1 8 1 5 1 MCO3 (HS) O HS X Motor Control Output 3 2 2 9 2 6 2 MCO4 (HS) O HS X Motor Control Output 4 3 3 10 3 7 3 MCO5 (HS) O HS X Motor Control Output 5 44 11 4 8 4 MCES3) ICT X MTC Emergency Stop 5 - - --- PG0 I/O TT X XX X Port G0 6 - - --- PG1 I/O TT X XX X Port G1 7 - - --- PG2 I/O TT X XX X Port G2 8 - - --- PG3 I/O TT X XX X Port G3 95 12 5 9 5 OSC14) I External clock input or Resonator oscillator inverter input 10 6 13 6 10 6 OSC24) I/O Resonator oscillator inverter output 11 7 14 7 - - Vss_1 S Digital Ground Voltage 12 8 15 8 - - Vdd_1 S Digital Main Supply Voltage 13 9 - - - - PA0/PWM3 I/O CT X X X X Port A0 PWM Output 3 14 10 16 - - - PA1/PWM2 I/O CT HS X X X X Port A1 PWM Output 2 15 11 - - - - PA2PWM1 I/O CT X X X X Port A2 PWM Output 1 16 12 17 9 11 7 PA3/PWM0/ AIN0 I/O CT X ei1 X X X Port A3 PWM Out- put 0 ADC Ana- log Input 0 17 13 18 - - - PA4 (HS)/ART- CLK I/O CT HS X X X X Port A4 PWM-ART External Clock 18 14 19 10 12 8 PA5 / ARTIC1/ AIN1 I/O CT X ei1 X X X Port A5 PWM-ART Input Cap- ture 1 ADC Analog Input 1 19 15 20 - - - PA6 / ARTIC2 I/O CT X ei1 X X Port A6 PWM-ART Input Capture 2 20 16 - - - - PA7/AIN2 I/O CT X ei1 X X X Port A7 ADC Analog Input 2 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |