数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1 数据表(PDF) 38 Page - STMicroelectronics

部件名 ST7MC1
功能描述  8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI
PDF  308 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1 数据表(HTML) 38 Page - STMicroelectronics

Back Button ST7MC1 Datasheet HTML 34Page - STMicroelectronics ST7MC1 Datasheet HTML 35Page - STMicroelectronics ST7MC1 Datasheet HTML 36Page - STMicroelectronics ST7MC1 Datasheet HTML 37Page - STMicroelectronics ST7MC1 Datasheet HTML 38Page - STMicroelectronics ST7MC1 Datasheet HTML 39Page - STMicroelectronics ST7MC1 Datasheet HTML 40Page - STMicroelectronics ST7MC1 Datasheet HTML 41Page - STMicroelectronics ST7MC1 Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 308 page
background image
ST7MC1/ST7MC2
38/308
MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont’d)
Bit 0 = OIF Oscillator interrupt flag
This bit is set by hardware and cleared by software
reading the CSR register. It indicates when set
that the main oscillator has reached the selected
elapsed time (TB1:0).
0: Timeout not reached
1: Timeout reached
CAUTION: The BRES and BSET instructions
must not be used on the MCCSR register to avoid
unintentionally clearing the OIF bit.
MCC BEEP CONTROL REGISTER (MCCBCR)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7:4 = Reserved, must be kept cleared.
Bit 3 = ADSTS A/D Converter Sample Time
Stretch
This bit is set and cleared by software to enable or
disable the A/D Converter sample time stretch fea-
ture.
0: AD sample time stretch disabled (for standard
impedance analog inputs)
1 AD sample time stretch enabled (for high imped-
ance analog inputs)
Bit 2 = ADCIE A/D Converter Interrupt Enable
This bit is set and cleared by software to enable or
disable the A/D Converter interrupt.
0: AD Interrupt disabled
1 AD Interrupt enabled
Bit 1:0 = BC[1:0] Beep control
These 2 bits select the PF1 pin beep capability.
The beep output signal is available in ACTIVE-
HALT mode but has to be disabled to reduce the
consumption.
Table 5. Main Clock Controller Register Map and Reset Values
70
00
00
AD-
STS
ADC
IE
BC1
BC0
BC1
BC0
Beep mode with fOSC2=8MHz
00
Off
01
~2-KHz
Output
Beep signal
~50% duty cycle
10
~1-KHz
1
1
~500-Hz
Address
(Hex.)
Register
Label
7
654
321
0
0040h
SICSR, page0
Reset Value
PAGE
0
VDIE
0
VDF
0
LVDRF
x0
CFIE
0
CSSD
0
WDGRF
x
0040h
SICSR, page1
Reset Value
PAGE
00
VCOEN
0
LOCK
x
PLLEN
00
CKSEL
00
002Ch
MCCSR
Reset Value
MCO
0
CP1
0
CP0
0
SMS
0
TB1
0
TB0
0
OIE
0
OIF
0
002Dh
MCCBCR
Reset Value
0
000
ADSTS
0
ADCIE
0
BC1
0
BC0
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com