ST7MC1 datasheet(59/308 Pages) STMICROELECTRONICS

59 / 308 page

ST7MC1/ST7MC2

59/308

10 ON-CHIP PERIPHERALS

10.1 WINDOW WATCHDOG (WWDG)

10.1.1 Introduction

The Window Watchdog is used to detect the oc-

currence of a software fault, usually generated by

external interference or by unforeseen logical con-

ditions, which causes the application program to

abandon its normal sequence. The Watchdog cir-

cuit generates an MCU reset on expiry of a pro-

grammed time period, unless the program refresh-

es the contents of the downcounter before the T6

bit becomes cleared. An MCU reset is also gener-

ated if the 7-bit downcounter value (in the control

reached the window register value. This implies

that the counter must be refreshed in a limited win-

dow.

10.1.2 Main Features

■ Programmable free-running downcounter

■ Conditional reset

– Reset (if watchdog activated) when the down-

counter value becomes less than 40h

– Reset (if watchdog activated) if the down-

counter is reloaded outside the window (see

Figure 37)

■ Hardware/Software

Watchdog

activation

(selectable by option byte)

■ Optional

reset

HALT

instruction

(configurable by option byte)

10.1.3 Functional Description

The counter value stored in the WDGCR register

(bits T[6:0]), is decremented every 16384 fOSC2

cycles (approx.), and the length of the timeout pe-

riod can be programmed by the user in 64 incre-

ments.

If the watchdog is activated (the WDGA bit is set)

and when the 7-bit downcounter (T[6:0] bits) rolls

over from 40h to 3Fh (T6 becomes cleared), it ini-

tiates a reset cycle pulling low the reset pin for typ-

ically 30

µs. If the software reloads the counter

while the counter is greater than the value stored

in the window register, then a reset is generated.

Figure 34. Watchdog Block Diagram

RESET

WDGA

6-BIT DOWNCOUNTER (CNT)

WATCHDOG CONTROL REGISTER (WDGCR)

WATCHDOG WINDOW REGISTER (WDGWR)

comparator

T6:0 > W6:0

CMP

= 1 when

Write WDGCR

WDG PRESCALER

DIV 4

fOSC2

12-BIT MCC

RTC COUNTER

MSB

LSB

DIV 64

MCC/RTC

TB[1:0] bits

(MCCSR

ST7MC1 数据表(PDF) 59 Page - STMicroelectronics

ST7MC1 数据表(HTML) 59 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载