数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLUX 数据表(PDF) 96 Page - STMicroelectronics

部件名 STLUX
功能描述  Digital controllers for lighting and power conversion applications with up to 6 programmable PWM generators, 96 MHz PLL, DALI
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLUX 数据表(HTML) 96 Page - STMicroelectronics

Back Button STLUX Datasheet HTML 92Page - STMicroelectronics STLUX Datasheet HTML 93Page - STMicroelectronics STLUX Datasheet HTML 94Page - STMicroelectronics STLUX Datasheet HTML 95Page - STMicroelectronics STLUX Datasheet HTML 96Page - STMicroelectronics STLUX Datasheet HTML 97Page - STMicroelectronics STLUX Datasheet HTML 98Page - STMicroelectronics STLUX Datasheet HTML 99Page - STMicroelectronics STLUX Datasheet HTML 100Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 126 page
background image
Electrical characteristics
STLUX
96/126
DocID027870 Rev 1
Low power mode wake-up time
Table 76 shows the wake-up time to resume the normal operating mode from the different
low power state.
12.3.3
External clock sources and timing characteristics
HSE user external clock
Subject to general operating conditions for VDD and TA.
Table 76. Wake-up times
Symbol
Parameter
Conditions
Typ.(1) Max.(1) Unit
tWU(WFI)
Wake-up
time from
wait mode to
run mode(2)
fCPU  fMASTER = 0 to 16 MHz
Ref.(3)
s
fCPU = fMASTER = 16 MHz
0.56
tWU(AH)
Wake-up
time active
halt mode to
run mode(2)
MVR voltage regulator
on(4)
Flash in operating mode(5)
HSI
(after
wake-up)
4(6)
Flash in power- down mode(5)
6(6)
MVR voltage regulator
off(4)
Flash in operating mode(5)
47(6)
Flash in power- down mode(5)
49(6)
tWU(H)
Wake-up
time from halt
mode to run
mode(2)
Flash in operating mode(5)
51
Flash in power-down mode(5)
53
1. Data based on characterization results, not tested in production.
2. Measured from the interrupt event to interrupt vector fetch.
3. tWU(WFI) = 2 x 1/fMASTER + 7 x 1/fCPU.
4. Configured by the REGAH bit in the CLK_ICKR register.
5. Configured by the AHALT bit in the FLASH_CR1 register.
6. Plus 1 LSI clock depending on synchronization (fLSI = 153.6 kHz).
Table 77. HSE user external clock characteristics
Symbol
Parameter
Conditions
Min.
Max.
Unit
fHSE_ext
User external clock source frequency
-40 °C
 TA  105 °C
0
16(1)
MHz
VHSEH(2)
HSEOSCIN input pin high level voltage
0.7 x VDD
VDD
V
VHSEL(2)
HSEOSCIN input pin low level voltage
VSS
0.3 x VDD
ILEAKHSE(2)
HSEOSCIN input pin leakage
VSS  VIN  VDD
-1
+1
µA
1. In case fHSE is configured as a direct clock for the SMED logics the maximum frequency can be 24 MHz.
2. Data based on characterization results, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com