数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLUX 数据表(PDF) 42 Page - STMicroelectronics

部件名 STLUX
功能描述  Digital controllers for lighting and power conversion applications with up to 6 programmable PWM generators, 96 MHz PLL, DALI
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLUX 数据表(HTML) 42 Page - STMicroelectronics

Back Button STLUX Datasheet HTML 38Page - STMicroelectronics STLUX Datasheet HTML 39Page - STMicroelectronics STLUX Datasheet HTML 40Page - STMicroelectronics STLUX Datasheet HTML 41Page - STMicroelectronics STLUX Datasheet HTML 42Page - STMicroelectronics STLUX Datasheet HTML 43Page - STMicroelectronics STLUX Datasheet HTML 44Page - STMicroelectronics STLUX Datasheet HTML 45Page - STMicroelectronics STLUX Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 126 page
background image
I/O multifunction signal configuration
STLUX
42/126
DocID027870 Rev 1
MSC_IOMXP1 (Port P1 I/O MUX control register)
The Port1 I/O multifunction signal configuration register (for functionality description refer to
Section 7.3 on page 38).
Verify pinout availability in Table 4: Pin description on page 32.
Bit 0:
Sel_P10 Port1 [0] I/O multiplexing scheme:
0: Port1 [0] is interconnected to GPIO1 [0] signal
1: Port1 [0] is interconnected to PWM [0] signal
Bit 1:
Sel_P11 Port1 [1] I/O multiplexing scheme:
0: Port1 [1] is interconnected to GPIO1 [1] signal
1: Port1 [1] is interconnected to PWM [1] signal
Bit 2:
Sel_P12 Port1 [2] I/O multiplexing scheme:
0: Port1 [2] is interconnected to GPIO1 [2] signal
1: Port1 [2] is interconnected to PWM [2] signal
Bit 3:
Sel_P13 Port1 [3] I/O multiplexing scheme:
0: Port1 [3] is interconnected to GPIO1 [3] signal
1: Port1 [3] is interconnected to PWM [3] signal
Bit 4:
Sel_P14 Port1 [4] I/O multiplexing scheme:
0: Port1 [4] is interconnected to GPIO1 [4] signal
1: Port1 [4] is interconnected to PWM [4] signal
Bit 5:
Sel_P15 Port1 [5] I/O multiplexing scheme:
0: Port1 [5] is interconnected to GPIO1 [5] signal
1: Port1 [5] is interconnected to PWM [5] signal
Table 10. MSC_IOMXP1 (Port P1 I/O MUX control register)
Offset: 0x2B
Default value: 0x3F
76
5
4
3
2
1
0
RFU
Sel_P15(1), (2)
1. Not available on the STLUX285A; these bits are set to 1 after reset, must be cleared by SW during the IC
device initialization phase and during register write operations.
2. Not available on the STLUX325A; these bits are set to 1 after reset, must be cleared by SW during the IC
device initialization phase and during register write operations.
Sel_P14(1)
Sel_P13
Sel_P12
Sel_P11
Sel_P10
rr/w



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com