STLUX datasheet(37/126 Pages) STMICROELECTRONICS

37 / 126 page

DocID027870 Rev 1

37/126

STLUX

I/O multifunction signal configuration

126

7.2.3

Port P0 I/O functional multiplexing signal

Figure 10 shows an outline view of the Port P0 multifunction multiplexing scheme.

Figure 10. Port P0 I/O functional multiplexing scheme

Note:

Where the “A/F(s) in” and “A/F(s) out” signals are defined in Section 6.2 on page 32.

Verify pin availability in Table 4: Pin description on page 32.

On the STLUX325A device:



P0_ODR [1:0] bits must be keep clear.



P0 [6] is a multifunction signal configurable through the MSC_IOMXP2 [7] and

AFR_IOMXP2 [7] register bits - for further details refer to Section 7.4.



Port P0 [6] signal is controlled by P0_ODR [6] and P0_IDR [6] GPIO0 registers.

On the STLUX285A device:



P0_ODR [1:0] bits must be keep clear.

7.2.4

P0 interrupt capability

Port P0 signals may be configured to generate maskable (IRQ) and un-maskable (NMI)

interrupts by programming the MSC_CFGP0<n> and the MSC_STSP0 registers (n = index

port signal). This functionality is not applicable to the bit port P0 [6] on the STLUX325A and

on the port P0:[1:0] on STLUX285A.

The interrupt request may be configured to wake-up the IC device from the WFI (wait for

interrupt), AHalt (active Halt) and Halt power saving state.

7.2.5

P0 programmable pull-up and speed feature

The I/O speed and pad pull-up resistance (47 k

) of the port P0 may be configured through

the GPIO0 internal registers.

The pull-up resistance of the multifunction signal P0 [6] is always enabled on the

STLUX325A.

STLUX 数据表(PDF) 37 Page - STMicroelectronics

STLUX 数据表(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载