数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLUX 数据表(PDF) 40 Page - STMicroelectronics

部件名 STLUX
功能描述  Digital controllers for lighting and power conversion applications with up to 6 programmable PWM generators, 96 MHz PLL, DALI
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLUX 数据表(HTML) 40 Page - STMicroelectronics

Back Button STLUX Datasheet HTML 36Page - STMicroelectronics STLUX Datasheet HTML 37Page - STMicroelectronics STLUX Datasheet HTML 38Page - STMicroelectronics STLUX Datasheet HTML 39Page - STMicroelectronics STLUX Datasheet HTML 40Page - STMicroelectronics STLUX Datasheet HTML 41Page - STMicroelectronics STLUX Datasheet HTML 42Page - STMicroelectronics STLUX Datasheet HTML 43Page - STMicroelectronics STLUX Datasheet HTML 44Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 126 page
background image
I/O multifunction signal configuration
STLUX
40/126
DocID027870 Rev 1
Note:
The Sel_P254 is a common register field of both registers MSC_IOMXP2 and
AFR_IOMXP2.
The peripheral conflict (same resources selected on different pins at the same time) has to
be prevented by SW configuration.
The signal ports P2 [3:1] are exclusively interconnected with DIGIN [3:1] primary pins. When
the I2C i/f is selected on DIGIN [5:4] signals the I/O speed is auto-configured at 10 MHz and
the internal pull-up functionality is controlled by the MSC_INPP2AUX1 register.
The GPIO0 [6] signal is selected when both Sel_SWIM = '0' and CFG_GCR [0] = '1'.
SWIM signal function is selected when the CFG_GCR [0] = '0'.
After reset by default the P2 [0] is configured as the DIGIN [0] signal.
Verify pinout availability in Table 4: Pin description on page 32.
The P2 [0] is configured by the CCOEN field of the CKC_CCOR register as shown in
Table 8.
7.4.1
P2 interrupt capability
Port P2 signals may be configured to generate maskable (IRQ) and un-maskable (NMI)
interrupts by configuring the MSC_CFGP2<n> and the MSC_STSP2 registers (n = index
port signal 0-5).
The interrupt request may be configured to wake-up the IC device from the WFI (wait for
interrupt), AHalt (active Halt) and Halt power saving state.
7.4.2
P2 programmable pull-up feature
The pad pull-up resistances (47 k
) of Port2 signals are individually controllable by the
MSC_INPP2AUX1 register.
Table 8. Port P2 I/O multiplexing signal
Port P2 multifunction configuration signal
Output signal
Multifunction signal
MUX selection
Selection bits
Value (binary)
P2[0]
DIGIN[0]
CCOEN
0
CCO
1
P2[4]
DIGIN[4]
Sel_P254
1
I2C_sda
0
P2[5]
DIGIN[5]
Sel_P254
1
I2C_scl
0
SWIM
GPIO0[6]
Sel_SWIM
0
SWIM
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com