数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLUX 数据表(PDF) 41 Page - STMicroelectronics

部件名 STLUX
功能描述  Digital controllers for lighting and power conversion applications with up to 6 programmable PWM generators, 96 MHz PLL, DALI
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLUX 数据表(HTML) 41 Page - STMicroelectronics

Back Button STLUX Datasheet HTML 37Page - STMicroelectronics STLUX Datasheet HTML 38Page - STMicroelectronics STLUX Datasheet HTML 39Page - STMicroelectronics STLUX Datasheet HTML 40Page - STMicroelectronics STLUX Datasheet HTML 41Page - STMicroelectronics STLUX Datasheet HTML 42Page - STMicroelectronics STLUX Datasheet HTML 43Page - STMicroelectronics STLUX Datasheet HTML 44Page - STMicroelectronics STLUX Datasheet HTML 45Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 126 page
background image
DocID027870 Rev 1
41/126
STLUX
I/O multifunction signal configuration
126
7.5
Multifunction Port configuration registers
MSC_IOMXP0 (Port P1 I/O MUX control register)
The Port0 I/O multifunction signal configurations register (for functionality description refer
to Section 7.2 on page 35).
Verify pinout availability in Table 4: Pin description on page 32.
Bit 1 - 0:
Sel_P010 [1:0] Port0 [1:0] I/O multiplexing scheme:
00: Port0 [1:0] are interconnected to GPIO0 [1:0] signals
01: Port0 [1:0] are interconnected to UART_rx and UART_tx signals
10: Port0 [1:0] are interconnected to I2C_scl and I2C_sda signals
11: RFU
Bit 3 - 2:
Sel_P032 [1:0] Port0 [3:2] I/O multiplexing scheme:
00: Port0 [3:2] are interconnected to GPIO0 [3:2] signals
01: Port0 [3:2] are interconnected to I2C_scl and I2C_sda signals
10: Port0 [3:2] are interconnected to HseOscin and HseOscout analog signals
11: Port0 [3:2] are interconnected to UART_rx and UART_tx signals
Bit 5 - 4:
Sel_P054 [1:0] Port0 [5:4] I/O multiplexing scheme:
00: Port0 [5:4] are interconnected to GPIO0 [5:4] signals
01: Port0 [5:4] are interconnected to DALI_rx and DALI_tx signals
10: Port0 [5:4] are interconnected to I2C_scl and I2C_sda signals
11: Port0 [5:4] are interconnected to UART_rx and UART_tx signals
Bit 7 - 6:
RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0
during register write operations.
Table 9. MSC_IOMXP0 (Port P1 I/O MUX control register)
Offset: 0x2A
Default value: 0x00
7
65432
1
0
RFU
Sel_P054 [1:0]
Sel_P032 [1:0]
Sel_P010 [1:0](1)
1. Not available on the STLUX325A and STLUX285A.
rr/w
r/w
r/w



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com