| 数据搜索系统,热门电子元器件搜索 |
|
STLUX 数据表(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLUX 数据表(HTML) 43 Page - STMicroelectronics |
|
43 / 126 page ![]() DocID027870 Rev 1 43/126 STLUX I/O multifunction signal configuration 126 Bit 7 - 6: RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0 during register write operations. MSC_IOMXP2 (Port P2 I/O MUX control register) The Port1 I/O multifunction signal configurations register (for functionality description refer to Section 7.5). This register is not available on STLUX285A and must be kept set to its default value Check device feature availability. Bit 3 - 0: RFU reserved; must be kept 0 during register writing for future compatibility Bit 4: Sel_P254 Port2 [5:4] I/O multiplexing scheme: 0: Port2 [5:4] are interconnected to I2C_scl and I2C_sda signals 1: Port2 [5:4] are interconnected to DIGIN [5:4] signals Bit 6 - 5: RFU reserved; in order to guarantee future compatibility, the bits are kept or set to 0 during register write operations. Bit 7: Sel_SWIM SWIM alternate function signal enable; this feature is active when the SWD field of the register CFG_GCR is set. 0: SWIM pin is configured with GPIO0 [6] signal. 1: SWIM functionality is preserved. Table 11. MSC_IOMXP2 (Port P2 I/O MUX control register) Offset: 0x13 (indirect area) Default value: 0xFF 76 5432 1 0 Sel_SWIM RFU Sel_P254 RFU r/w r r/w r |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |