数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

S2-LP 数据表(PDF) 71 Page - STMicroelectronics

部件名 S2-LP
功能描述  Excellent receiver selectivity and blocking
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

S2-LP 数据表(HTML) 71 Page - STMicroelectronics

Back Button S2-LP Datasheet HTML 67Page - STMicroelectronics S2-LP Datasheet HTML 68Page - STMicroelectronics S2-LP Datasheet HTML 69Page - STMicroelectronics S2-LP Datasheet HTML 70Page - STMicroelectronics S2-LP Datasheet HTML 71Page - STMicroelectronics S2-LP Datasheet HTML 72Page - STMicroelectronics S2-LP Datasheet HTML 73Page - STMicroelectronics S2-LP Datasheet HTML 74Page - STMicroelectronics S2-LP Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 90 page
background image
S2-LP
MCU interface
DocID029944 Rev 1
71/90
9
MCU interface
Communication with the MCU goes through a standard 4 wires SPI interface and 4 GPIOs
(plus SHUTDOWN pin).
MCU can performs the following operations:
Program the S2-LP in different operating modes by sending commands
Read data from the RX FIFO and write data into the TX FIFO
Configure the S2-LP through the registers
Retrieve information from the S2-LP
Get interrupt requests and signals from the GPIO pins
Apply external signals to the GPIO pins
Put the S2-LP in SHUTDOWN state or exit from SHUTDOWN state.
9.1
Serial Peripheral Interface
The four wires SPI interface consist of:
SCLK: the SPI clock from MCU to S2-LP
MOSI: data from MCU to the S2-LP
MISO: data from the S2-LP to MCU
CSn: chip select signal, active low.
As the MCU is the master, it always drives the CSn and SCLK. According to the active
SCLK polarity and phase, the S2-LP SPI can be classified as mode 1 (CPOL=0, CPHA=0),
which means that the base value of SCLK is zero, data are read on the clock's rising edge
and data are changed on the clock's falling edge. The MISO is in tri-state mode when CSn
is high. All transfers are MSB first.
The interface allows the following operations:
Write data (to registers or TX FIFO)
Read data (from registers or RX FIFO)
Send commands.
The SPI communication is supported in all the active states, and also during the low power
state: STANDBY and SLEEP.
When accessing the SPI interface, the two status bytes of the MC_STATE registers are
sent to the MISO pin.
Figure 24: SPI write sequence
SCLK
(CPOL =0)
CSn
MOSI
A7
Header Byte
Data written to Address
Data written to Address+1
MISO
W/R
0
A/C
Don
’t Care
Tri-State
0
0
0
0
0
0
0
A6
A5
A4
A3
A2
A1
A0
Spirit1 Memory Map Address
D7
D6
D5
D4
D3
D2
D1
D0
D6
D5
D4
D3
D2
D1
D0
D7
S15
S14
S13
S12
S11
S10
S9
S7
S6
S5
S4
S3
S2
S8
S1
S0
Spirit1 Status bits
(CPHA =0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com