数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

S2-LP 数据表(PDF) 18 Page - STMicroelectronics

部件名 S2-LP
功能描述  Excellent receiver selectivity and blocking
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

S2-LP 数据表(HTML) 18 Page - STMicroelectronics

Back Button S2-LP Datasheet HTML 14Page - STMicroelectronics S2-LP Datasheet HTML 15Page - STMicroelectronics S2-LP Datasheet HTML 16Page - STMicroelectronics S2-LP Datasheet HTML 17Page - STMicroelectronics S2-LP Datasheet HTML 18Page - STMicroelectronics S2-LP Datasheet HTML 19Page - STMicroelectronics S2-LP Datasheet HTML 20Page - STMicroelectronics S2-LP Datasheet HTML 21Page - STMicroelectronics S2-LP Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 90 page
background image
Specifications
S2-LP
18/90
DocID029944 Rev 1
4.6
Frequency synthesizer
Table 14: Frequency synthesizer parameters
Parameter
Test conditions
50
MHz
Unit
Frequency step size
Out-Loop Divider Ratio = 4
25
Hz
RF carrier phase noise 433 MHz
10 kHz
-111.5
dBc/Hz
100 kHz
-111.8
1 MHz
-124.4
RF carrier phase noise 868 MHz
10 kHz
-104
100 kHz
-104.5
1 MHz
-119.5
RF carrier phase noise 915 MHz
10 kHz
-104
100 kHz
-104
1 MHz
-119
PLL tuning voltage settling time @
1%
(RX/TX transitions: Δf = IF)
Typical intermediate frequency (IF): 300
kHz
55
µs
PLL calibration time
12
µs
4.7
Crystal oscillator
Characteristics measured over recommended operating conditions unless otherwise
specified. All typical values are referred to 25 °C temperature, VBAT = 3.0 V.
The device supports crystals in the range [24-26] MHz and [48-52] MHz.
If the crystal is in the [24
–26] MHz range, both the analog and the digital parts must work at
this frequency. Otherwise, if a crystal in the [48-52] MHz range is used, the analog part
must work at this frequency and the digital part at this frequency divided by 2. From now on
in this document the XTAL oscillator will be indicated with
������������ and the digital clock with ����������������.
The divider for the digital part can be set by the PD_CLKDIV bit of the XO_RCO_CONFIG1
in the following way:
if a [48
– 52] MHz crystal is used, this bit must be 0 (digital divider enabled:
���������������� =
������������
2
)
if a [24
– 26] MHz crystal is used, this bit must be 1 (digital divider disabled:
���������������� =
������������).
The safest procedure to disable the divider without any risk of glitches in the digital clock is
to switch into STANDBY mode, hence, disable the divider through register setting, and then
come back to the READY state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com