| 数据搜索系统,热门电子元器件搜索 |
|
AD9656EBZ 数据表(PDF) 14 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9656EBZ 数据表(HTML) 14 Page - Analog Devices |
|
14 / 47 page ![]() Data Sheet AD9656 Rev. A | Page 13 of 46 Pin No. Mnemonic Description 34 DNC Do Not Connect. Do not connect to this pin. 35 SCLK SPI Clock Input. 36 SDIO SPI Data Input and Output, Bidirectional. 37 CSB SPI Chip Select Bar. Active low enable; 30 kΩ internal pull-up resistor. 38 PDWN Digital Input. This pin has a 30 kΩ internal pull-down resistor. PDWN high = power-down device and PDWN low = run device (normal operation). 40 VINA− ADC A Analog Input Complement. 41 VINA+ ADC A Analog Input True. 44 VINB+ ADC B Analog Input True. 45 VINB− ADC B Analog Input Complement. 47 RBIAS Sets Analog Current Bias. This pin connects a 10 kΩ (1% tolerance) resistor to ground. 48 SENSE Reference Mode Selection. 49 VREF Voltage Reference Input and Output. 50 VCM Analog Input Common-Mode Voltage. 51 SYNC Digital Input. Synchronous input to clock divider. 54 VINC− ADC C Analog Input Complement. 55 VINC+ ADC C Analog Input True. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |