| 数据搜索系统,热门电子元器件搜索 |
|
AD9656EBZ 数据表(PDF) 23 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9656EBZ 数据表(HTML) 23 Page - Analog Devices |
|
23 / 47 page ![]() AD9656 Data Sheet Rev. A | Page 22 of 46 An on-chip, common-mode voltage reference is included in the design and is available from the VCM pin. Bypass the VCM pin to ground with a 0.1 μF capacitor, as described in the Applications Information section. Maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. In the case of the AD9656, the input span is dependent on the reference voltage (see Table 11). Differential Input Configurations There are several ways to drive the AD9656 either actively or passively. However, optimum performance is achieved by driving the analog inputs differentially. Using a differential double balun configuration to drive the AD9656 provides excellent performance and a flexible interface to the ADC for baseband applications (see Figure 49). For applications where SNR is a key parameter, differential transformer coupling is the recommended input configuration (see Figure 50) because the noise performance of most amplifiers is not adequate to achieve the true performance of the AD9656. Regardless of the configuration, the value of the shunt capacitor, C, is dependent on the input frequency and may need to be reduced or removed. It is not recommended to drive the AD9656 inputs single-ended. ADC R 0.1µF 0.1µF 2V p-p VCM C *C1 *C1 C R 0.1µF 0.1µF 0.1µF 33Ω 200Ω 33Ω 33Ω 33Ω VINx+ VINx– ET1-1-I3 C C 5pF R *C1 IS OPTIONAL. Figure 49. Differential Double Balun Input Configuration for Baseband Applications 2V p-p R R *C1 *C1 IS OPTIONAL 49.9Ω 0.1μF ADT1-1WT 1:1 Z RATIO VINx– ADC VINx+ *C1 C VCM 33Ω 33Ω 200Ω 0.1µF 5pF Figure 50. Differential Transformer-Coupled Configuration for Baseband Applications Table 11. Reference Configuration Summary Selected Mode SENSE Voltage (V) Resulting VREF (V) Resulting Differential Span (V p-p) Fixed Internal Reference AGND to 0.2 V 1.0 V to 1.4 V internal, SPI selectable with Register 0x18, Bits[7:6] 2.0 to 2.8 Programmable Internal Reference Tie SENSE pin to external R divider (see Figure 52) 0.5 × (1 + R2/R1), for example: R1 = 3.2 kΩ, R2 = 5.8 kΩ for VREF = 1.4 V 2 × VREF Fixed External Reference AVDD 1.0 V to 1.4 V applied to external VREF pin 2.0 to 2.8 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |