NET2890 datasheet(45/73 Pages) ETC

45 / 73 page

Specification

NET2890 USB Interface Controller

____________________________________________________________________________________

NetChip Technology, Inc., 1999

335 Pioneer Way, Mountain View, California 94041

TEL (650) 526-1490

FAX (650) 526-1494

http://www.netchip.com

Rev 2.0, Draft 9, July 16, 1999

5.4.4 (Address 13h; EPIRQENB) Endpoint Interrupt Enable Register (one per

Endpoint)

Bits

Description

Read

Write

Default

Value

7:6

Reserved.

Yes

Data Packet Received Interrupt Enable. When set, this bit enables a local interrupt

to be set when a data packet has been received from the host.

Yes

Data Packet Transmitted Interrupt Enable. When set, this bit enables a local

interrupt to be set when a data packet has been transmitted to the host.

Yes

Data OUT Token Interrupt Enable. When set, this bit enables a local interrupt to

be set when a Data OUT token has been received from the host.

Yes

Data IN Token Interrupt Enable. When set, this bit enables a local interrupt to be

set when a Data IN token has been received from the host.

Yes

FIFO Almost Full Interrupt Enable. When set, this bit enables a local interrupt to

be set when the number of bytes in the FIFO becomes equal to or greater than the

FIFO Almost Full Threshold.

Yes

FIFO Almost Empty Interrupt Enable. When set, this bit enables a local interrupt

to be set when the number of bytes in the FIFO becomes equal to or less than the

FIFO Almost Empty Threshold.

Yes

5.4.5 (Address 14h; EPIRQSTAT) Endpoint Interrupt Status Register (one per

Endpoint)

Bits

Description

Read

Write

Default

Value

7:6

Reserved.

Yes

Data Packet Received Interrupt. This bit is set when a data packet is received from

the host by this endpoint. This status bit is cleared by writing a 1. If this bit is set,

the Receive Handshake Mode bit is set, and another OUT token is received, a NAK

is returned to the host.

Yes

Yes/CLR

Data Packet Transmitted Interrupt. This bit is set when a data packet is

transmitted from the endpoint to the host. This status bit is cleared by writing a 1.

Yes

Yes/CLR

Data OUT Token Interrupt. This bit is set when a Data OUT token has been

received from the host. This status bit is cleared by writing a 1.

Yes

Yes/CLR

Data IN Token Interrupt. This bit is set when a Data IN token has been received

from the host. This status bit is cleared by writing a 1.

Yes

Yes/CLR

FIFO Almost Full Interrupt. This bit is set when the number of bytes in the FIFO

changes from a value less than the FIFO Almost Full Threshold to a value equal to or

greater than the threshold.

Yes

Yes/CLR

FIFO Almost Empty Interrupt. This bit is set when the number of bytes in the

FIFO changes from a value greater than the FIFO Almost Empty Threshold to a

value equal to or less than the threshold.

Yes

Yes/CLR

NET2890 数据表(PDF) 45 Page - List of Unclassifed Manufacturers

NET2890 数据表(HTML) 45 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载

链接网址

NET2890 数据表(PDF) 45 Page - List of Unclassifed Manufacturers

NET2890 数据表(HTML) 45 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表 下载

链接网址

数据表下载