数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

NET2890 数据表(PDF) 12 Page - List of Unclassifed Manufacturers

部件名 NET2890
功能描述  USB Interface Controller
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

NET2890 数据表(HTML) 12 Page - List of Unclassifed Manufacturers

Back Button NET2890 Datasheet HTML 8Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 9Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 10Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 11Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 12Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 13Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 14Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 15Page - List of Unclassifed Manufacturers NET2890 Datasheet HTML 16Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 73 page
background image
Specification
NET2890 USB Interface Controller
____________________________________________________________________________________
NetChip Technology, Inc., 1999
335 Pioneer Way, Mountain View, California 94041
TEL (650) 526-1490
FAX (650) 526-1494
http://www.netchip.com
Rev 2.0, Draft 9, July 16, 1999
12
1.5.3 Functional Changes
Each of the four data endpoints (A-D) has a 128 byte FIFO permanently associated with it.
FIFOs 5-7 are obsolete: each endpoint has a FIFO attached to it (FIFO A - D), and each endpoint may
be configured as an IN or an OUT endpoint.
There is a separate 16 byte FIFO (FIFO 0) for Endpoint 0 (the default control pipe).
There is no second bank of SETUP registers.
“Packet Transmitted” interrupt (in EPIRQSTAT) only occurs when data is transmitted to the host
There is no interrupt when the NET2890 responds with a NAK or STALL to the host.
FIFO registers are grouped into the same page as the corresponding endpoint, instead of separate
pages.
FIFOs A-D increased to 128 bytes. Corresponding threshold and count registers increased to 8 bits.
Failed packets are automatically retried. If retries are enabled and a packet transfer fails, no interrupt or
status information in the NET2890 changes.
FIFO_VALID_MODE and FIFO_VALID can be used to generate zero-length-packets when required.
An interrupt (Control Status Phase) can be generated when the host begins a control status phase.
The new DIAG register can be used to artificially generate USB error conditions.
1.5.4 Documentation Changes
Instead of referring to “Physical” endpoints 1-4 and “Logical” endpoints 1-4, the local side will access
endpoints as Endpoints A-D. Endpoints A-D may each be mapped to any available endpoint address (1-
15), in any direction.
References to “Mapped” registers are all changed to “Paged”.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com