数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9957/PCBZ 数据表(PDF) 49 Page - Analog Devices

部件名 AD9957/PCBZ
功能描述  1 GSPS Quadrature Digital Upconverter
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9957/PCBZ 数据表(HTML) 49 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 45Page - Analog Devices AD9957/PCBZ Datasheet HTML 46Page - Analog Devices AD9957/PCBZ Datasheet HTML 47Page - Analog Devices AD9957/PCBZ Datasheet HTML 48Page - Analog Devices AD9957/PCBZ Datasheet HTML 49Page - Analog Devices AD9957/PCBZ Datasheet HTML 50Page - Analog Devices AD9957/PCBZ Datasheet HTML 51Page - Analog Devices AD9957/PCBZ Datasheet HTML 52Page - Analog Devices AD9957/PCBZ Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 61 page
background image
Data Sheet
AD9957
Rev. F | Page 49 of 61
I/O_UPDATE, SYNC_CLK, AND SYSTEM CLOCK
RELATIONSHIPS
The I/O_UPDATE pin is used to transfer data from the serial
I/O buffer to the active registers in the device. Data in the buffer
is inactive.
SYNC_CLK is a rising edge active signal. It is derived from the
system clock and a divide-by-4 frequency divider. SYNC_CLK,
which is externally provided, can be used to synchronize
external hardware to the AD9957 internal clocks.
I/O_UPDATE initiates the start of a buffer transfer. It can
be sent synchronously or asynchronously relative to the
SYNC_CLK. If the setup time between these signals is met,
then constant latency (pipeline) to the DAC output exists.
For example, if repetitive changes to phase offset via the SPI
port is desired, the latency of those changes to the DAC output
is constant; otherwise, a time uncertainty of one SYNC_CLK
period is present.
By default, the I/O_UPDATE pin is an input that serves as a
strobe signal to allow synchronous update of the device oper-
ating parameters. A rising edge on I/O_UPDATE initiates
transfer of the register contents to the internal workings of
the device. Alternatively, the transfer of programmed data from
the programming registers to the internal hardware can be
accomplished by changing the state of the PROFILE2,
PROFILE1, and PROFILE0 pins.
The timing diagram shown in Figure 64 depicts when the data
in the buffer is transferred to the active registers.
SYNC_CLK
SYSCLK
AB
NN + 1
N – 1
DATA IN
REGISTERS
DATA IN
I/O BUFFERS
NN + 1
N + 2
I/O_UPDATE
THE DEVICE REGISTERS AN I/O UPDATE AT POINT A. THE DATA IS TRANSFERRED FROM THE ASYNCHRONOUSLY LOADED I/O BUFFERS AT POINT B.
Figure 64. I/O_UPDATE Transferring Data from I/O Buffer to Active Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com