| 数据搜索系统,热门电子元器件搜索 |
|
AD9957/PCBZ 数据表(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9957/PCBZ 数据表(HTML) 11 Page - Analog Devices |
|
11 / 61 page ![]() Data Sheet AD9957 Rev. F | Page 11 of 61 Pin No. Mnemonic I/O1 Description 59 I/O_UPDATE I/O Input/Output Update; Digital Input Or Output (Active High), Depending on the Internal I/O Update Active Bit. A high on this pin indicates a transfer of the contents of the I/O buffers to the corresponding internal registers. 60 OSK I Output Shift Keying, Digital Input (Active High). When using OSK (manual or automatic), this pin controls the OSK function. See the Output Shift Keying (OSK) section of the data sheet for details. When not using OSK, tie this pin high. 67 SDIO I/O Serial Data Input/Output, Digital Input/Output (Active High). This pin can be either unidirectional or bidirectional (default), depending on configuration settings. In bidirectional serial port mode, this pin acts as the serial data input and output. In unidirectional, it is an input only. 68 SDO O Serial Data Output, Digital Output (Active High). This pin is only active in unidirectional serial data mode. In this mode, it functions as the output. In bidirectional mode, this pin is not operational and must be left floating. 69 SCLK I Serial Data Clock. Digital clock (rising edge on write, falling edge on read). This pin provides the serial data clock for the control data path. Write operations to the AD9957 use the rising edge. Readback operations from the AD9957 use the falling edge. 70 CS I Chip Select, Digital Input (Active Low). Bringing this pin low enables the AD9957 to detect serial clock rising/falling edges. Bringing this pin high causes the AD9957 to ignore input on the serial data pins. 71 I/O_RESET I Input/Output Reset. Digital input (active high). This pin can be used when a serial I/O communication cycle fails (see the I/O_RESET—Input/Output Reset section for details). When not used, connect this pin to ground. 80 IOUT O Open-Source DAC Complementary Output Source. Analog output, current mode. Connect through 50 Ω to AGND. 81 IOUT O Open-Source DAC Output Source. Analog output, current mode. Connect through 50 Ω to AGND. 84 DAC_RSET O Analog Reference Pin. This pin programs the DAC output full-scale reference current. Attach a 10 kΩ resistor to AGND. 90 REF_CLK I Reference Clock Input. Analog input. See the REFCLK Overview section for more details. 91 REF_CLK I Complementary Reference Clock Input. Analog input. See the REFCLK Overview section for more details. 94 REFCLK_OUT O Reference Clock Output. Analog output. See the REFCLK Overview section for more details. 95 XTAL_SEL I Crystal Select (1.8 V Logic). Analog input (active high). Driving the XTAL_SEL pin high enables the internal oscillator to be used with a crystal resonator. If unused, connect it to AGND. EPAD Exposed Pad (EPAD). The exposed pad should be soldered to ground. 1 I is input, O is output, and I/O is for input/output. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |