AD9957SLASHPCBZ datasheet(17/61 Pages) AD

17 / 61 page

Data Sheet

AD9957

Rev. F | Page 17 of 61

QUADRATURE MODULATION MODE

A block diagram of the AD9957 operating in QDUC mode is

shown in Figure 26; grayed items are inactive. The parallel input

accepts 18-bit I- and Q-words in time-interleaved fashion. That

is, an 18-bit I-word is followed by an 18-bit Q-word, then the

next 18-bit I-word, and so on. One 18-bit I-word and one 18-bit

Q-word together comprise one internal sample. The data assem-

bler and formatter de-interleave the I- and Q-words so that each

sample propagates along the internal data pathway in parallel

fashion. Both I and Q data paths are active; the parallel data

clock (PDCLK) serves to synchronize the input of I/Q data to

the AD9957.

The PROFILE0, PROFILE1, PROFILE2, and I/O_UPDATE pins

are also synchronous to the PDCLK.

The DDS core provides a quadrature (sine and cosine) local

oscillator signal to the quadrature modulator, where the

interpolated I and Q samples are multiplied by the respective

phase of the carrier and summed together, producing a

quadrature modulated data stream. This data stream is routed

through the inverse sinc filter (optionally), and the output

scaling multiplier. Then it is applied to the 14-bit DAC to

produce the quadrature modulated analog output signal.

PDCLK

I/Q IN

DAC_RSET

IOUT

TxENABLE

DAC GAIN

OUTPUT

SCALE

FACTOR

CLOCK

SYSCLK

PLL

÷2

REF_CLK

REFCLK_OUT

XTAL_SEL

AD9957

cos (ωt+θ)

sin (ωt+θ)

DDS

AUX

DAC

8-BIT

POWER

DOWN

CONTROL

OSK

INTERNAL CLOCK TIMING AND CONTROL

DAC

14-BIT

FTW

PARALLEL DATA

TIMING AND CONTROL

RAM

SERIAL I/O

PORT

PROGRAMMING

REGISTERS

I Q

IS QS

Figure 26. Quadrature Modulation Mode

AD9957/PCBZ 数据表(PDF) 17 Page - Analog Devices

AD9957/PCBZ 数据表(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载