数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9957/PCBZ 数据表(PDF) 14 Page - Analog Devices

部件名 AD9957/PCBZ
功能描述  1 GSPS Quadrature Digital Upconverter
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9957/PCBZ 数据表(HTML) 14 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 10Page - Analog Devices AD9957/PCBZ Datasheet HTML 11Page - Analog Devices AD9957/PCBZ Datasheet HTML 12Page - Analog Devices AD9957/PCBZ Datasheet HTML 13Page - Analog Devices AD9957/PCBZ Datasheet HTML 14Page - Analog Devices AD9957/PCBZ Datasheet HTML 15Page - Analog Devices AD9957/PCBZ Datasheet HTML 16Page - Analog Devices AD9957/PCBZ Datasheet HTML 17Page - Analog Devices AD9957/PCBZ Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 61 page
background image
AD9957
Data Sheet
Rev. F | Page 14 of 61
–50
–55
–60
–65
–75
–70
FREQUENCY OUT (MHz)
SFDR WITHOUT PLL
SFDR WITH PLL
0
50
100
150
200
250
300
350
400
Figure 17. Wideband SFDR vs. Output Frequency in Single Tone Mode,
PLL with REFCLK = 15.625 MHz × 64
400
450
300
250
350
200
150
100
50
0
FREQUENCY OUT (MHz)
–75
–70
–65
–60
–55
–45
–50
LOW SUPPLY
HIGH SUPPLY
Figure 18. SFDR vs. Output Frequency and Supply (±5%) in Single Tone
Mode, REFCLK = 1 GHz
400
450
300
250
350
200
150
100
50
0
FREQUENCY OUT (MHz)
–75
–70
–65
–60
–55
–50
–40°C
+85°C
Figure 19. SFDR vs. Frequency and Temperature in Single Tone Mode,
REFCLK = 1 GHz
–90
–100
–120
–110
–140
–150
–130
–170
–160
10
100
1k
10k
100k
100M
1M
10M
FREQUENCY OFFSET (Hz)
fOUT = 20.1MHz
fOUT = 98.6MHz
fOUT = 201.1MHz
fOUT = 397.8MHz
Figure 20. Residual Phase Noise, System Clock = 1 GHz
–90
–100
–110
–120
–130
–140
–150
–160
10
100
1k
10k
100k
1M
10M
100M
FREQUENCY OFFSET (Hz)
fOUT = 20.1MHz
fOUT = 397.8MHz
fOUT = 98.6MHz
fOUT = 201.1MHz
Figure 21. Residual Phase Noise Using the REFCLK Multiplier,
REFCLK = 50 MHz with 20x Multiplication, System Clock = 1 GHz
1200
200
400
600
800
1000
0
100
200
300
400
500
600
700
800
900
1000
SYSTEM CLOCK FREQUENCY (MHz)
DVDD 3.3V
AVDD 3.3V
AVDD 1.8V
DVDD 1.8V
Figure 22. Power Dissipation vs. System Clock (PLL Disabled)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com