数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9957/PCBZ 数据表(PDF) 6 Page - Analog Devices

部件名 AD9957/PCBZ
功能描述  1 GSPS Quadrature Digital Upconverter
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9957/PCBZ 数据表(HTML) 6 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 2Page - Analog Devices AD9957/PCBZ Datasheet HTML 3Page - Analog Devices AD9957/PCBZ Datasheet HTML 4Page - Analog Devices AD9957/PCBZ Datasheet HTML 5Page - Analog Devices AD9957/PCBZ Datasheet HTML 6Page - Analog Devices AD9957/PCBZ Datasheet HTML 7Page - Analog Devices AD9957/PCBZ Datasheet HTML 8Page - Analog Devices AD9957/PCBZ Datasheet HTML 9Page - Analog Devices AD9957/PCBZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 61 page
background image
AD9957
Data Sheet
Rev. F | Page 6 of 61
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
NOISE SPECTRAL DENSITY (NSD)
Single Tone
fOUT = 20.1 MHz
−167
dBm/Hz
fOUT = 98.6 MHz
−162
dBm/Hz
fOUT = 201.1 MHz
−157
dBm/Hz
fOUT = 397.8 MHz
−151
dBm/Hz
TWO-TONE INTERMODULATION DISTORTION (IMD)
I/Q rate = 62.5 MSPS;
16× interpolation
fOUT = 25 MHz
−82
dBc
fOUT = 50 MHz
−78
dBc
fOUT = 100 MHz
−73
dBc
MODULATOR CHARACTERISTICS
Input Data
Error Vector Magnitude
2.5 Msymbols/s, QPSK,
4× oversampled
0.53
%
270.8333 ksymbols/s, GMSK,
32× oversampled
0.77
%
2.5 Msymbols/s, 256-QAM,
4× oversampled
0.35
%
WCDMA—FDD (TM1), 3.84 MHz Bandwidth,
5 MHz Channel Spacing
Adjacent Channel Leakage Ratio (ACLR)
IF = 143.88 MHz
−78
dBc
Carrier Feedthrough
−78
dBc
SERIAL PORT TIMING CHARACTERISTICS
Maximum SCLK Frequency
70
Mbps
Minimum SCLK Pulse Width
Low
4
ns
High
4
ns
Maximum SCLK Rise/Fall Time
2
ns
Minimum Data Setup Time to SCLK
5
ns
Minimum Data Hold Time to SCLK
0
ns
Maximum Data Valid Time in Read Mode
11
ns
I/O_UPDATE/PROFILE2 to PROFILE 0/RT TIMING CHARACTERISTICS
Minimum Pulse Width
High
1
SYNC_CLK cycle
Minimum Setup Time to SYNC_CLK
1.75
ns
Minimum Hold Time to SYNC_CLK
0
ns
I/Q INPUT TIMING CHARACTERISTICS
Maximum PDCLK Frequency
250
MHz
Minimum I/Q Data Setup Time to PDCLK
1.75
ns
Minimum I/Q Data Hold Time to PDCLK
0
ns
Minimum TxENABLE Setup Time to PDCLK
1.75
ns
Minimum TxENABLE Hold Time to PDCLK
0
ns
MISCELLANEOUS TIMING CHARACTERISTICS
Wake-Up Time3
1
Fast Recovery Mode
8
SYSCLK cycles4
Full Sleep Mode
150
μs
Minimum Reset Pulse Width High
5
SYSCLK cycles4
DATA LATENCY (PIPELINE DELAY)
Data Latency Single Tone Mode
Frequency, Phase-to-DAC Output
79
SYSCLK cycles4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com