数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9957/PCBZ 数据表(PDF) 22 Page - Analog Devices

部件名 AD9957/PCBZ
功能描述  1 GSPS Quadrature Digital Upconverter
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9957/PCBZ 数据表(HTML) 22 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 18Page - Analog Devices AD9957/PCBZ Datasheet HTML 19Page - Analog Devices AD9957/PCBZ Datasheet HTML 20Page - Analog Devices AD9957/PCBZ Datasheet HTML 21Page - Analog Devices AD9957/PCBZ Datasheet HTML 22Page - Analog Devices AD9957/PCBZ Datasheet HTML 23Page - Analog Devices AD9957/PCBZ Datasheet HTML 24Page - Analog Devices AD9957/PCBZ Datasheet HTML 25Page - Analog Devices AD9957/PCBZ Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 61 page
background image
AD9957
Data Sheet
Rev. F | Page 22 of 61
tDH
I0
TxENABLE
PDCLK
D[17:0]
IK
IK – 1
I3
I2
I1
tDH
tDS
tDS
Figure 30. 18-Bit Parallel Port Timing Diagram—Interpolating DAC Mode
tDH
I0
TxENABLE
PDCLK
D[17:0]
QN
IN
Q1
I1
Q0
tDH
tDS
tDS
Figure 31. 18-Bit Parallel Port Timing Diagram—Quadrature Modulation Mode
TxENABLE
PDCLK
I DATA
Q DATA
Q0
Q1
Q2
Q3
Q4
Q6
Q5
Q7
Q8
Q9
Q10
Q11
Q12
Q13
Q14
Q15
I0
I1
I2
I3
I4
I6
I5
I7
I8
I9
I10
I11
I12
I13
I14
I15
I16n – 1
Q16n – 1
Figure 32. Dual Serial I/Q Bit Stream Timing Diagram, BFI Mode
INPUT DATA ASSEMBLER
The input to the AD9957 is an 18-bit parallel data port in
QDUC mode or interpolating DAC mode. In BFI mode, it
operates as a dual serial data port.
In QDUC mode, it is assumed that two consecutive 18-bit
words represent the real (I) and imaginary (Q) parts of a
complex number of the form, I + jQ. The 18-bit words are
supplied to the input of the AD9957 at a rate of
R
f
f
SYSCLK
PDCLK
2
=
for QDUC mode
where:
fSYSCLK (for all of the PDCLK equations in this section) is the
sample rate of the DAC.
R (for all of the PDCLK equations in this section) is the
interpolation factor of the programmable interpolation filter.
When the PDCLK rate control bit is active in QDUC mode,
however, the frequency of PDCLK becomes
R
f
f
SYSCLK
PDCLK
4
=
with PDCLK rate control active
In the interpolating DAC mode, the rate of PDCLK is the same
as QDUC mode with the PDCLK rate control bit active, that is,
R
f
f
SYSCLK
PDCLK
4
=
for interpolating DAC mode
In BFI mode, the 18-bit parallel input converts to a dual serial
input that is, one pin is assigned as the serial input for the I-words
and one pin is assigned as the serial input for the Q-words. The
other 16 pins are not used. Furthermore, each I- and Q-word
has a 16-bit resolution. fPDCLK is the bit rate of the I- and Q-data
streams and is given by
R
f
f
SYSCLK
PDCLK =
for BFI mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com