RA4M1 datasheet(5/130 Pages) RENESAS

5 / 130 page

R01DS0355EJ0100 Rev.1.00

Page 5 of 130

Oct 8, 2019

RA4M1 Group

1. Overview

Memory Protection Unit (MPU)

Four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided

for memory protection. See section 15, Memory Protection Unit (MPU) in User’s Manual.

Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a 14-bit down-counter. It can be used to reset the MCU when

the counter underflows because the system has run out of control and is unable to refresh the

WDT. In addition, a non-maskable interrupt or interrupt can be generated by an underflow. A

refresh-permitted period can be set to refresh the counter and used as the condition to detect

when the system runs out of control. See section 25, Watchdog Timer (WDT) in User’s

Manual.

Independent Watchdog Timer (IWDT)

The Independent Watchdog Timer (IWDT) consists of a 14-bit down-counter that must be

serviced periodically to prevent counter underflow. It can be used to reset the MCU or to

generate a non-maskable interrupt/interrupt for a timer underflow. Because the timer operates

with an independent, dedicated clock source, it is particularly useful in returning the MCU to a

known state as a fail-safe mechanism when the system runs out of control. The IWDT can be

triggered automatically on a reset, underflow, refresh error, or by a refresh of the count value in

the registers. See section 26, Independent Watchdog Timer (IWDT) in User’s Manual.

Table 1.4

Event link

Feature

Functional description

Event Link Controller (ELC)

The Event Link Controller (ELC) uses the interrupt requests generated by various peripheral

modules as event signals to connect them to different modules, enabling direct interaction

between the modules without CPU intervention. See section 18, Event Link Controller (ELC) in

User’s Manual.

Table 1.5

Direct memory access

Feature

Functional description

Data Transfer Controller (DTC)

A Data Transfer Controller (DTC) module is provided for transferring data when activated by an

interrupt request. See section 17, Data Transfer Controller (DTC) in User’s Manual.

DMA Controller (DMAC)

A 4-channel DMA Controller (DMAC) module is provided for transferring data without the CPU.

When a DMA transfer request is generated, the DMAC transfers data stored at the transfer

source address to the transfer destination address. See section 16, DMA Controller (DMAC) in

User’s Manual.

Table 1.3

System (2 of 2)

Feature

Functional description

RA4M1 数据表(PDF) 5 Page - Renesas Technology Corp

RA4M1 数据表(HTML) 5 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

RA4M1 数据表(PDF) 5 Page - Renesas Technology Corp

RA4M1 数据表(HTML) 5 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载