| 数据搜索系统,热门电子元器件搜索 |
|
RA4M1 数据表(PDF) 73 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RA4M1 数据表(HTML) 73 Page - Renesas Technology Corp |
|
73 / 130 page ![]() R01DS0355EJ0100 Rev.1.00 Page 73 of 130 Oct 8, 2019 RA4M1 Group 2. Electrical Characteristics Figure 2.50 SCI simple SPI mode timing for slave when CKPH = 0 Note 1. tIICcyc: Clock cycle selected by the SMR.CKS[1:0] bits. Note 2. Cb indicates the total capacity of the bus line. Table 2.35 SCI timing (3) Conditions: VCC = 2.7 to 5.5 V Parameter Symbol Min Max Unit Test conditions Simple I2C (Standard mode) SDA input rise time tSr - 1000 ns Figure 2.51 SDA input fall time tSf - 300 ns SDA input spike pulse removal time tSP 0 4 × tIICcyc*1 ns Data input setup time tSDAS 250 - ns Data input hold time tSDAH 0- ns SCL, SDA capacitive load Cb*2 - 400 pF Simple I2C (Fast mode) SDA input rise time tSr - 300 ns Figure 2.51 For all ports except P408, use PmnPFS.DSCR of middle drive. For port P408, use PmnPFS.DSCR1 /DSCR of middle drive for IIC fast-mode. SDA input fall time tSf - 300 ns SDA input spike pulse removal time tSP 0 4 × tIICcyc*1 ns Data input setup time tSDAS 100 - ns Data input hold time tSDAH 0- ns SCL, SDA capacitive load Cb*1 - 400 pF tDr, tDf tSA tOH tLEAD tTD tLAG tH LSB OUT (Last data) DATA MSB OUT MSB IN DATA LSB IN MSB IN LSB OUT tSU tOD tREL MSB OUT SSn input SCKn CKPOL = 1 input SCKn CKPOL = 0 input MISOn output MOSIn input (n = 0 to 2, 9) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |