数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RA4M1 数据表(PDF) 73 Page - Renesas Technology Corp

部件名 RA4M1
功能描述  High efficiency 48-MHz Arm Cortex-M4 core, 256-KB code flash memory
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RA4M1 数据表(HTML) 73 Page - Renesas Technology Corp

Back Button RA4M1 Datasheet HTML 69Page - Renesas Technology Corp RA4M1 Datasheet HTML 70Page - Renesas Technology Corp RA4M1 Datasheet HTML 71Page - Renesas Technology Corp RA4M1 Datasheet HTML 72Page - Renesas Technology Corp RA4M1 Datasheet HTML 73Page - Renesas Technology Corp RA4M1 Datasheet HTML 74Page - Renesas Technology Corp RA4M1 Datasheet HTML 75Page - Renesas Technology Corp RA4M1 Datasheet HTML 76Page - Renesas Technology Corp RA4M1 Datasheet HTML 77Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 130 page
background image
R01DS0355EJ0100 Rev.1.00
Page 73 of 130
Oct 8, 2019
RA4M1 Group
2. Electrical Characteristics
Figure 2.50
SCI simple SPI mode timing for slave when CKPH = 0
Note 1.
tIICcyc: Clock cycle selected by the SMR.CKS[1:0] bits.
Note 2.
Cb indicates the total capacity of the bus line.
Table 2.35
SCI timing (3)
Conditions: VCC = 2.7 to 5.5 V
Parameter
Symbol
Min
Max
Unit
Test conditions
Simple I2C
(Standard mode)
SDA input rise time
tSr
-
1000
ns
Figure 2.51
SDA input fall time
tSf
-
300
ns
SDA input spike pulse removal time
tSP
0
4 × tIICcyc*1
ns
Data input setup time
tSDAS
250
-
ns
Data input hold time
tSDAH
0-
ns
SCL, SDA capacitive load
Cb*2
-
400
pF
Simple I2C
(Fast mode)
SDA input rise time
tSr
-
300
ns
Figure 2.51
For all ports
except P408, use
PmnPFS.DSCR
of middle drive.
For port P408,
use
PmnPFS.DSCR1
/DSCR of middle
drive for IIC
fast-mode.
SDA input fall time
tSf
-
300
ns
SDA input spike pulse removal time
tSP
0
4 × tIICcyc*1
ns
Data input setup time
tSDAS
100
-
ns
Data input hold time
tSDAH
0-
ns
SCL, SDA capacitive load
Cb*1
-
400
pF
tDr, tDf
tSA
tOH
tLEAD
tTD
tLAG
tH
LSB OUT
(Last data)
DATA
MSB OUT
MSB IN
DATA
LSB IN
MSB IN
LSB OUT
tSU
tOD
tREL
MSB OUT
SSn
input
SCKn
CKPOL = 1
input
SCKn
CKPOL = 0
input
MISOn
output
MOSIn
input
(n = 0 to 2, 9)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com