数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RA4M1 数据表(PDF) 69 Page - Renesas Technology Corp

部件名 RA4M1
功能描述  High efficiency 48-MHz Arm Cortex-M4 core, 256-KB code flash memory
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RA4M1 数据表(HTML) 69 Page - Renesas Technology Corp

Back Button RA4M1 Datasheet HTML 65Page - Renesas Technology Corp RA4M1 Datasheet HTML 66Page - Renesas Technology Corp RA4M1 Datasheet HTML 67Page - Renesas Technology Corp RA4M1 Datasheet HTML 68Page - Renesas Technology Corp RA4M1 Datasheet HTML 69Page - Renesas Technology Corp RA4M1 Datasheet HTML 70Page - Renesas Technology Corp RA4M1 Datasheet HTML 71Page - Renesas Technology Corp RA4M1 Datasheet HTML 72Page - Renesas Technology Corp RA4M1 Datasheet HTML 73Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 130 page
background image
R01DS0355EJ0100 Rev.1.00
Page 69 of 130
Oct 8, 2019
RA4M1 Group
2. Electrical Characteristics
Note 1.
tPBcyc: PCLKB cycle.
Note 2.
tcac: CAC count clock source cycle.
2.3.8
SCI Timing
Note 1.
tPcyc: PCLKA cycle.
Figure 2.44
SCK clock input timing
Table 2.33
SCI timing (1)
Parameter
Symbol
Min
Max
Unit*1
Test
conditions
SCI
Input clock cycle
Asynchronous
tScyc
4-
tPcyc
Figure 2.44
Clock synchronous
6
-
Input clock pulse width
tSCKW
0.4
0.6
tScyc
Input clock rise time
tSCKr
-20
ns
Input clock fall time
tSCKf
-20
ns
Output clock cycle
Asynchronous
tScyc
6-
tPcyc
Clock synchronous
4
-
Output clock pulse width
tSCKW
0.4
0.6
tScyc
Output clock rise time
1.8 V or above
tSCKr
-20
ns
1.6 V or above
-
30
Output clock fall time
1.8 V or above
tSCKf
-20
ns
1.6 V or above
-
30
Transmit data delay
(master)
Clock
synchronous
1.8 V or above
tTXD
-40
ns
Figure 2.45
1.6 V or above
-
45
Transmit data delay
(slave)
Clock
synchronous
2.7 V or above
-
55
ns
2.4 V or above
-
60
1.8 V or above
-
100
1.6 V or above
-
125
Receive data setup
time (master)
Clock
synchronous
2.7 V or above
tRXS
45
-
ns
2.4 V or above
55
-
1.8 V or above
90
-
1.6 V or above
110
-
Receive data setup
time (slave)
Clock
synchronous
2.7 V or above
40
-
ns
1.6 V or above
45
-
Receive data hold
time (master)
Clock synchronous
tRXH
5-
ns
Receive data hold
time (slave)
Clock synchronous
tRXH
40
-
ns
tSCKW
tSCKr
tSCKf
tScyc
SCKn
(n = 0 to 2, 9)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com