数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RA4M1 数据表(PDF) 56 Page - Renesas Technology Corp

部件名 RA4M1
功能描述  High efficiency 48-MHz Arm Cortex-M4 core, 256-KB code flash memory
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RA4M1 数据表(HTML) 56 Page - Renesas Technology Corp

Back Button RA4M1 Datasheet HTML 52Page - Renesas Technology Corp RA4M1 Datasheet HTML 53Page - Renesas Technology Corp RA4M1 Datasheet HTML 54Page - Renesas Technology Corp RA4M1 Datasheet HTML 55Page - Renesas Technology Corp RA4M1 Datasheet HTML 56Page - Renesas Technology Corp RA4M1 Datasheet HTML 57Page - Renesas Technology Corp RA4M1 Datasheet HTML 58Page - Renesas Technology Corp RA4M1 Datasheet HTML 59Page - Renesas Technology Corp RA4M1 Datasheet HTML 60Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 130 page
background image
R01DS0355EJ0100 Rev.1.00
Page 56 of 130
Oct 8, 2019
RA4M1 Group
2. Electrical Characteristics
Note 1.
The lower-limit frequency of FCLK is 1 MHz while programming or erasing the flash memory. When using FCLK for
programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer
frequency such as 1.5 MHz cannot be set.
Note 2.
The frequency accuracy of FCLK must be ±3.5% while programming or erasing the flash memory. Confirm the frequency
accuracy of the clock source.
Note 3.
The lower-limit frequency of PCLKC is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the 14-bit A/D converter is in use.
Note 4.
See section 8, Clock Generation Circuit in User’s Manual for the relationship of frequencies between ICLK, PCLKA, PCLKB,
PCLKC, PCLKD, FCLK.
Note 5.
The maximum value of operation frequency does not include internal oscillator errors. For details on the range of guaranteed
operation, see Table 2.22, Clock timing.
Note 1.
The lower-limit frequency of FCLK is 1 MHz while programming or erasing the flash memory.
Note 2.
The lower-limit frequency of PCLKC is 1 MHz when the A/D converter is in use.
Note 3.
See section 8, Clock Generation Circuit in User’s Manual for the relationship of frequencies between ICLK, PCLKA, PCLKB,
PCLKC, PCLKD, FCLK.
Note 4.
The maximum value of operation frequency does not include internal oscillator errors. For details on the range of guaranteed
operation, see Table 2.22, Clock timing.
Note 1.
The lower-limit frequency of FCLK is 1 MHz while programming or erasing the flash memory. When using FCLK for
programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer
frequency such as 1.5 MHz cannot be set.
Note 2.
The frequency accuracy of FCLK must be ±3.5% while programming or erasing the flash memory. Confirm the frequency
accuracy of the clock source.
Note 3.
The lower-limit frequency of PCLKC is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the 14-Bit A/D converter is in
use.
Note 4.
See section 8, Clock Generation Circuit in User’s Manual for the relationship of frequencies between ICLK, PCLKA, PCLKB,
PCLKC, PCLKD, FCLK.
Note 5.
The maximum value of operation frequency does not include internal oscillator errors. For details on the range of guaranteed
operation, see Table 2.22, Clock timing.
Table 2.19
Operation frequency value in Low-speed mode
Conditions: VCC = AVCC0 = 1.8 to 5.5 V
Parameter
Symbol
Min
Typ
Max*4
Unit
Operation
frequency
System clock (ICLK)*3
1.8 to 5.5 V
f
0.032768
-
1
MHz
Flash interface clock (FCLK)*1, *3
1.8 to 5.5 V
0.032768
-
1
Peripheral module clock (PCLKA)*3
1.8 to 5.5 V
-
-
1
Peripheral module clock (PCLKB)*3
1.8 to 5.5 V
-
-
1
Peripheral module clock (PCLKC)*2, *3
1.8 to 5.5 V
-
-
1
Peripheral module clock (PCLKD)*3
1.8 to 5.5 V
-
-
1
Table 2.20
Operation frequency value in low-voltage mode
Conditions: VCC = AVCC0 = 1.6 to 5.5 V
Parameter
Symbol
Min
Typ
Max*5
Unit
Operation
frequency
System clock (ICLK)*4
1.6 to 5.5 V
f
0.032768
-
4
MHz
Flash interface clock (FCLK)*1, *2, *4
1.6 to 5.5 V
0.032768
-
4
Peripheral module clock (PCLKA)*4
1.6 to 5.5 V
-
-
4
Peripheral module clock (PCLKB)*4
1.6 to 5.5 V
-
-
4
Peripheral module clock (PCLKC)*3, *4
1.6 to 5.5 V
-
-
4
Peripheral module clock (PCLKD)*4
1.6 to 5.5 V
-
-
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com