数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADA4254ACPZ-R7 数据表(PDF) 29 Page - Analog Devices

部件名 ADA4254ACPZ-R7
功能描述  Zero Drift, High Voltage, Low Power, Programmable Gain Instrumentation Amplifier
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADA4254ACPZ-R7 数据表(HTML) 29 Page - Analog Devices

Back Button ADA4254ACPZ-R7 Datasheet HTML 25Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 26Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 27Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 28Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 29Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 30Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 31Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 32Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 59 page
background image
Data Sheet
ADA4254
Rev. B | Page 29 of 59
CS
ADuCM4050
SCLK
MOSI
MISO
CS
ADA4254
SCLK
SDI
SDO
GPIO/SCS
10kΩ
10kΩ
DIGITAL
SUPPLY
CS
ADC
SCLK
SDI
SDO
CS
DAC
SCLK
SDI
SDO
OR
ADuM141E
OR
ADuM141D
Figure 87. Typical SCS Implementation with Devices Without SDO Tristate Support
CS
ADuCM4050
ADuM141E
OR
ADuM141D
SCLK
MOSI
MISO
CS
ADA4254
SCLK
SDI
SDO
GPIO/SCS
CS
SCLK
SDI
SDO
CS
SCLK
SDI
SDO
10kΩ
10kΩ
DIGITAL
SUPPLY
ADC
DAC
Figure 88. Typical SCS Implementation with All Devices Supporting SDO Tristate
When configured for SCS, communication with the ADA4254
and all slave devices follows a predefined pattern. The first CS
pulse is passed to the first GPIO that is set up for SCS,
effectively communicating with the first slave device.
Subsequent CS pulses progress through any GPIOs configured
for SCS in ascending order. The last CS pulse addresses the
ADA4254 itself. This pattern repeats until SCS is disabled.
Figure 87 and Figure 88 show the ADA4254 operating in SCS
mode with GPIO0 and GPIO1 communicating with two slave
devices. GPIO0 is connected to the CS line of an ADC. GPIO1
is connected to the CS line of a DAC.
In Figure 89, five distinct CS pulses can be seen. The first CS
pulse writes 0x03 to the GPIO_DIR register to configure
GPIO0 and GPIO1 as outputs. The second CS pulse writes 0x03
to SCS to configure GPIO0 and GPIO1 for SCS. The third CS
pulse is replicated on GPIO0 and communicates with the first
slave device, an ADC in this case. The fourth CS pulse is
replicated on GPIO1 and communicates with the second slave
device, a DAC in this case. The fifth CS pulse communicates
with the ADA4254 itself. This pattern of communication
continues in order of ADC, DAC, and ADA4254 until SCS is
changed.
4
0
5
3
2
1
CS
GPIO0/SCS0
SCK
SDO
SDI
GPIO1/SCS1
M10.0µs
A CH1
340V
T
26.72000µs
Figure 89. SCS Configuration and Operation with Two Slave Devices



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com