数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADA4254ACPZ-R7 数据表(PDF) 44 Page - Analog Devices

部件名 ADA4254ACPZ-R7
功能描述  Zero Drift, High Voltage, Low Power, Programmable Gain Instrumentation Amplifier
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADA4254ACPZ-R7 数据表(HTML) 44 Page - Analog Devices

Back Button ADA4254ACPZ-R7 Datasheet HTML 40Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 41Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 42Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 43Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 44Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 45Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 46Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 47Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 48Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 59 page
background image
ADA4254
Data Sheet
Rev. B | Page 44 of 59
CLOCK SYNCHRONIZATION CONFIGURATION REGISTER (SYNC_CFG) DETAILS
Table 14. SYNC_CFG Register Details (Register 0x02)
Bit Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
CLK_OUT_SEL
Reserved
SYNC_POL
Reserved
SYNC[2:0]
Access
Reserved
RW
Reserved
RW
Reserved
RW
Reset
Reserved
0
Reserved
0
Reserved
1
0
0
Bit 6, CLK_OUT_SEL—Clock Output Select
The ADA4254 1 MHz master clock is divided down to 125 kHz
internally and is used by the zero drift amplifiers. When the
INT_CLK_OUT bit in Register 0x0C is set to 1, setting
CLK_OUT_SEL to 1 outputs the divided down 125 kHz clock
on GPIO4. Clearing CLK_OUT_SEL to 0 outputs the 1 MHz
master clock on GPIO4.
Bit 4, SYNC_POL—Clock Synchronization Polarity
When an external clock source is provided to the ADA4254,
this bit is used to configure whether the rising or falling edge is
used for synchronization. The synchronization edge is the edge
at which the ADA4254 performs the chopping. Writing a 1 to
this bit synchronizes the ADA4254 to the positive edge of the
provided clock. Writing a 0 synchronizes the ADA4254 to the
negative edge of the provided clock.
Bits[2:0], SYNC[2:0]—Internal Clock Divider Value
When an external clock is provided to the ADA4254, the
SYNC[2:0] bits set the internal clock divider value. If an
external clock is being supplied to the ADA4254, the clock
value must be 1 MHz, or must be divided down by the
ADA4254 to 1 MHz using the clock divider. Table 15 lists the
available divider values.
Table 15. Clock Divider Values
Divider Value
Bits in the SYNC[2:0] Bit Field
SYNC2
SYNC1
SYNC0
÷1
0
0
0
÷2
0
0
1
÷4
0
1
0
÷8
0
1
1
÷16
1
0
0
÷32
1
0
1
Reserved
1
1
0
Reserved
1
1
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com