数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADA4254ACPZ-R7 数据表(PDF) 48 Page - Analog Devices

部件名 ADA4254ACPZ-R7
功能描述  Zero Drift, High Voltage, Low Power, Programmable Gain Instrumentation Amplifier
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADA4254ACPZ-R7 数据表(HTML) 48 Page - Analog Devices

Back Button ADA4254ACPZ-R7 Datasheet HTML 44Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 45Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 46Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 47Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 48Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 49Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 50Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 51Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 59 page
background image
ADA4254
Data Sheet
Rev. B | Page 48 of 59
INTERNAL MUX CONTROL REGISTER (INPUT_MUX) DETAILS
Table 19. INPUT_MUX Register Details (Register 0x06)
Bit Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
SW_A1
SW_A2
SW_B1
SW_B2
SW_C1
SW_C2
SW_D12
Access
Reserved
RW
RW
RW
RW
RW
RW
RW
Reset
Reserved
1
1
0
0
0
0
0
A1
A2
B1
B2
+IN1
–IN1
+IN2
–IN2
D12
–OUT
PGIA
+OUT
TEST MULTIPLEXER
TEST_MUX[3:0]
C1
AVSS
DVSS
+20mV –20mV
C2
Figure 106. Input Mux Switch Configuration
Bit 6, SW_A1, and Bit 5, SW_A2—Channel 1 Input
Switches
The SW_A1 bit and the SW_A2 bit control the Channel 1 input
switches, A1 and A2, respectively (see Figure 106). Setting these
bits to 1 closes the respective switch. SW_A1 and SW_A2
cannot be connected at the same time as SW_B1 and SW_B2,
unless the MUX_PROT_DIS bit is set to 1.
Bit 4, SW_B1, and Bit 3, SW_B2—Channel 2 Input
Switches
The SW_B1 bit and the SW_B2 bit control the Channel 2 input
switches, B1 and B2, respectively (see Figure 106). Setting these
bits to 1 closes the respective switch. SW_B1 and SW_B2
cannot be connected at the same time as SW_A1 and SW_A2,
unless the MUX_PROT_DIS bit is set to 1.
Bit 2, SW_C1, and Bit 1, SW_C2—PGIA Input Test
Multiplexer Switches
The SW_C1 bit and the SW_C2 bit can be set to 1 to connect
either PGIA input to the output of the input test multiplexer
(which is AVSS by default) via the C1 and C2 switches (see
Figure 106).
Bit 0, SW_D12—PGIA Input Short Switch
The SW_D12 bit can be set to 1 to connect both PGIA inputs
together via the D12 switch.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com