数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADA4254ACPZ-R7 数据表(PDF) 53 Page - Analog Devices

部件名 ADA4254ACPZ-R7
功能描述  Zero Drift, High Voltage, Low Power, Programmable Gain Instrumentation Amplifier
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADA4254ACPZ-R7 数据表(HTML) 53 Page - Analog Devices

Back Button ADA4254ACPZ-R7 Datasheet HTML 49Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 50Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 51Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 52Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 53Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 54Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 55Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 56Page - Analog Devices ADA4254ACPZ-R7 Datasheet HTML 57Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 59 page
background image
Data Sheet
ADA4254
Rev. B | Page 53 of 59
SPECIAL FUNCTION CONFIGURATION REGISTER (SF_CFG) DETAILS
Table 26. SF_CFG Register Details (Register 0x0C)
Bit Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
INT_CLK_OUT
EXT_CLK_IN
FAULT_INT_OUT CAL_BUSY_OUT
EXT_MUX[1:0]
Access
Reserved
RW
RW
RW
RW
RW
Reset
Reserved
0
0
0
0
0
0
Bit 5, INT_CLK_OUT—Internal Oscillator Output
When GPIO4 is configured as an output via GPIO_DIR and
INT_CLK_OUT is set to 1, one of the internal clocks is output
to GPIO4. CLK_OUT_SEL in the SYNC_CFG register
determines which internal clock is on GPIO4.
Bit 4, EXT_CLK_IN—External Oscillator Input
When GPIO4 is configured as an input via GPIO_DIR and
EXT_CLK_IN is set to 1, an external clock can be provided via
GPIO4. If this clock frequency is not 1 MHz, the on-chip clock
divider must be used to divide the clock via the SYNC[2:0] bits.
The default setting for the internal clock divider is 16.
Bit 3, FAULT_INT_OUT—Fault Interrupt Output
When GPIO3 is configured as an output via GPIO_DIR and
FAULT_INT_OUT is set to 1, the value in FAULT_INT
appears on GPIO3.
Bit 2, CAL_BUSY_OUT—Calibration Busy Output
When GPIO2 is configured as an output via GPIO_DIR and
CAL_BUSY_OUT is set to 1, the value in CAL_BUSY appears
on GPIO2.
Bits[1:0], EXT_MUX_EN[1:0]—Enable External
Multiplexer Control
Each bit in the EXT_MUX_EN[1:0] bit range enables GPIO1
and/or GPIO0 to be controlled via EXT_MUX in the
GAIN_MUX register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com