CS5320 datasheet(33/160 Pages) AMCC

33 / 160 page

S5320 – PCI Match Maker: PCI Configuration Registers

Revision 5.03 – June 14, 2006

AMCC Confidential and Proprietary

DS1656

Data Sheet

PCI Status Register (PCISTS)

This register contains PCI device status information.

This register is defined by the PCI specification and its

implementation is required of all PCI devices. Only

applicable bits are used by the S5320; those which are

not used are hardwired to 0. Status bits within this reg-

ister are designated as “write one clear,” meaning that

in order to clear a given bit, a 1 must be written. All R/

W/C bits written with a 0 are left unchanged. These

bits are identified in Figure 9 as (R/WC). Those which

are Read Only are shown as (RO).

Figure 9. PCI Status Register

PCI Status

Address Offset:

06h-07h

Power-up value:

0200h

Boot-load:

not used

Attribute:

Read Only Read/Write Clear

Size:

16 bits

Reserved = 00's

Reserved (RO)

Fast Back-to-Back Capable

(RO)

Data Parity Reported (RO)

DEVSEL# Timing Status

00 = Fast

01 = Medium

10 = Slow

11 = Reserved

Signaled Target Abort (R/WC)

Received Target Abort (RO)

Received Master Abort (RO)

Signaled System Error (R/WC)

Detected Parity Error (R/WC)

66 Mhz Capable

UDF Supported

CS5320 数据表(PDF) 33 Page - Applied Micro Circuits Corporation

CS5320 数据表(HTML) 33 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载