CS5320 datasheet(91/160 Pages) AMCC

91 / 160 page

S5320 – PCI Match Maker: PCI Bus Protocol

Revision 5.03 – June 14, 2006

AMCC Confidential and Proprietary

DS1656

Data Sheet

PCI BUS INTERFACE

This section details various events which may occur

on the S5320 PCI bus interface. Since the S5320

functions as a target or slave device, signal timing

details are given for target transactions only.

PCI BUS TRANSACTIONS

Because the PCI bus utilizes multiplexed address/data

pins (AD[31:0]), every PCI bus transaction consists of

an address phase followed by a data phase. An

address phase is defined as the clock period in which

FRAME# transitions from inactive to active. During the

address phase, a bus command is driven by the initia-

tor on the C/BE[3:0]# signal pins. If the command

indicates a PCI read, the clock cycle following the

address phase is used to perform a “bus turn-around”

cycle. A turn-around cycle is a clock period in which

the address/data bus is not driven by an initiator or a

target device. This is used to avoid PCI bus conten-

tion. For a write command, a turn-around cycle is not

needed, and the bus goes directly from an address

phase to a data phase.

All PCI bus transactions consist of an address phase

followed by one or more data phases. During the one-

PCI-clock-long address phase, the bus address and

command information is latched into the S5320. The

number of data phases depends on how many data

transfers are desired or are possible within a given ini-

tiator-target pair. A data phase consists of at least one

PCI clock. FRAME# is deasserted to indicate that the

final data phase of a PCI cycle is occurring. Wait

states may be added to any data phase (each wait

state is one PCI clock).

The PCI bus command presented on the C/BE[3:0]#

pins during the address phase can represent 16 possi-

ble states. Table 41 lists the PCI commands and those

which are supported by the S5320. A “Yes” in the

“Supported by S5320” column in Table 41 indicates

that the S5320 device will assert the signal DEVSEL#

when that particular command is issued along with the

appropriate PCI address.

The completion or termination of a PCI cycle can be

signaled in several ways. In most cases, the comple-

tion of the final data phase is indicated by the

assertion of the ready signals from both the target

(TRDY#) and initiator (IRDY#) while FRAME# is inac-

tive. In some cases, the target is not able to continue

or support a burst transfer and will assert a STOP#

signal. This is referred to as a target disconnect. There

is also the case where an addressed device does not

exist, and the signal DEVSEL# is not driven. In this

case, the initiator is responsible for ending the cycle.

This is referred to as a master abort. The bus is

returned to the idle phase when both FRAME# and

IRDY# are deasserted.

CS5320 数据表(PDF) 91 Page - Applied Micro Circuits Corporation

CS5320 数据表(HTML) 91 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载