| 数据搜索系统,热门电子元器件搜索 |
|
CS5320 数据表(PDF) 42 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
CS5320 数据表(HTML) 42 Page - Applied Micro Circuits Corporation |
|
42 / 160 page ![]() S5320 – PCI Match Maker: PCI Configuration Registers 42 DS1656 AMCC Confidential and Proprietary Revision 5.03 – June 14, 2006 Data Sheet Latency Timer Register (LAT) The latency timer defines the minimum amount of time that a bus master can retain ownership of the PCI bus. The S5320 is a target device requiring zero bus own- ership time. The register is hardwired to zero. Figure 13. Latency Timer Register Register Name: Latency Timer Address Offset: 0Dh Power-up value: 00h Boot-load: not used Attribute: Read Only Size: 8 bits 00h 0 7 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |