| 数据搜索系统,热门电子元器件搜索 |
|
CS5320 数据表(PDF) 92 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
CS5320 数据表(HTML) 92 Page - Applied Micro Circuits Corporation |
|
92 / 160 page ![]() S5320 – PCI Match Maker: PCI Bus Protocol 92 DS1656 AMCC Confidential and Proprietary Revision 5.03 – June 14, 2006 Data Sheet 1. Memory Read Multiple and Memory Read Line are executed as a Memory Read. 2. Memory Write and Invalidate is executed as a Memory Write. PCI BURST TRANSFERS The PCI bus, by default, expects burst transfers to be executed. To successfully perform a burst transfer, both the initiator and target must order their burst address sequence in an identical fashion. There are two different ordering schemes: linear address incre- menting and 80486 cache line fill sequencing. The S5320 supports only linear burst ordering. Attempts to perform burst transfers with a scheme other than this will cause the STOP# signal to be asserted during the first data phase, thus issuing a dis- connect to the initiator. The S5320 completes the initial data phase successfully, but asserting STOP# indi- cates that the next access needs to be a completely new cycle. Some accesses to the S5320 controller do not support burst transfers. For example, the S5320 does not allow burst transfers when accesses are made to the configuration or operation registers. Attempts to per- form burst transfers to these regions will cause a disconnect on the PCI bus, as described above. Expansion ROM accesses also do not support bursts, and will respond in the same way. Accesses to mem- ory or I/O regions defined by the Base Address Registers 1-4 may be bursts, if desired. Table 41. PCI Bus Commands C/BE[3:0]# Command Type Supported 0000 Interrupt Acknowledge No 0001 Special Cycle No 0010 I/O Read Yes 0011 I/O Write Yes 0100 Reserved No 0101 Reserved No 0110 Memory Read Yes 0111 Memory Write Yes 1000 Reserved No 1001 Reserved No 1010 Configuration Read Yes 1011 Configuration Write Yes 1100 Memory Read Multiple Yes 1 1101 Reserved No 1110 Memory Read Line Yes 1 1111 Memory Write and Invalidate Yes 2 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |