数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADV7342 数据表(PDF) 45 Page - Analog Devices

部件名 ADV7342
功能描述  Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADV7342 数据表(HTML) 45 Page - Analog Devices

Back Button ADV7342 Datasheet HTML 41Page - Analog Devices ADV7342 Datasheet HTML 42Page - Analog Devices ADV7342 Datasheet HTML 43Page - Analog Devices ADV7342 Datasheet HTML 44Page - Analog Devices ADV7342 Datasheet HTML 45Page - Analog Devices ADV7342 Datasheet HTML 46Page - Analog Devices ADV7342 Datasheet HTML 47Page - Analog Devices ADV7342 Datasheet HTML 48Page - Analog Devices ADV7342 Datasheet HTML 49Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 88 page
background image
ADV7342/ADV7343
Rev. 0 | Page 45 of 88
MPEG2
DECODER
CLKIN_A
S[7:0] OR Y[7:0]*
27MHz
YCrCb
ADV7342/
ADV7343
*SELECTED BY SUBADDRESS 0x01, BIT 7.
S_VSYNC,
S_HSYNC
2
10
Figure 51. SD Only Example Application
ENHANCED DEFINITION/HIGH DEFINITION ONLY
Subaddress 0x01, Bits[6:4] = 001 or 010
Enhanced definition (ED) or high definition (HD) YCrCb data
can be input in either 4:2:2 or 4:4:4 formats. If desired, dual data
rate (DDR) pixel data inputs can be employed (4:2:2 format only).
Enhanced definition (ED) or high definition (HD) RGB data
can be input in 4:4:4 format (single data rate only).
The clock signal must be provided on the CLKIN_A pin. Input
synchronization signals are provided on the P_HSYNC,
P_VSYNC, and P_BLANK pins.
16-Bit 4:2:2 YCrCb Mode (SDR)
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 1
In 16-bit 4:2:2 YCrCb input mode, the Y pixel data is
input on Pin Y7 to Pin Y0, with Y0 being the LSB.
The CrCb pixel data is input on Pin C7 to Pin C0, with C0
being the LSB.
8-Bit 4:2:2 YCrCb Mode (DDR)
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 1
In 8-bit DDR 4:2:2 YCrCb input mode, the Y pixel data is input
on Pin Y7 to Pin Y0 upon either the rising or falling edge of
CLKIN_A. Y0 is the LSB.
The CrCb pixel data is also input on Pin Y7 to Pin Y0
upon the opposite edge of CLKIN_A. Y0 is the LSB.
Whether the Y data is clocked in upon the rising or falling edge
of CLKIN_A is determined by Subaddress 0x01, Bits[2:1] (see
Figure 52 and Figure 53).
3FF
00
00
XYY0
Y1
Cr0
CLKIN_A
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 00 IN THIS CASE.
Y[7:0]
Cb0
Figure 52. ED/HD-DDR Input Sequence (EAV/SAV)—Option A
3FF
00
00
XY
Cb0
Cr0
Y1
CLKIN_A
Y[7:0]
Y0
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO11 IN THIS CASE.
Figure 53. ED/HD-DDR Input Sequence (EAV/SAV)—Option B
24-Bit 4:4:4 YCrCb Mode
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 0
In 24-bit 4:4:4 YCrCb input mode, the Y pixel data is input on
Pin Y7 to Pin Y0, with Y0 being the LSB.
The Cr pixel data is input on Pin S7 to Pin S0, with S0 being
the LSB.
The Cb pixel data is input on Pin C7 to Pin C0, with C0 being
the LSB.
24-Bit 4:4:4 RGB Mode
Subaddress 0x35, Bit 1 = 1
In 24-bit 4:4:4 RGB input mode, the red pixel data is input on
Pin S7 to Pin S0, the green pixel data is input on Pin Y7 to Pin
Y0, and the blue pixel data is input on Pin C7 to Pin C0. S0, Y0,
and C0 are the respective bus LSBs.
MPEG2
DECODER
CLKIN_A
C[7:0]
S[7:0]
Y[7:0]
INTERLACED TO
PROGRESSIVE
YCrCb
P_VSYNC,
P_HSYNC,
P_BLANK
10
Cb
10
Cr
10
Y
3
ADV7342/
ADV7343
Figure 54. ED/HD Only Example Application
SIMULTANEOUS STANDARD DEFINITION AND
ENHANCED DEFINITION/HIGH DEFINITION
Subaddress 0x01, Bits[6:4] = 011 or 100
The ADV7342/ADV7343 are able to simultaneously process SD
4:2:2 YCrCb data and ED/HD 4:2:2 YCrCb data. The 27 MHz
SD clock signal must be provided on the CLKIN_A pin. The
ED/HD clock signal must be provided on the CLKIN_B pin. SD
input synchronization signals are provided on the S_HSYNC
and S_VSYNC pins. ED/HD input synchronization signals are
provided on the P_HSYNC, P_VSYNC and P_BLANK pins.
SD 8-Bit 4:2:2 YCrCb and ED/HD-SDR 16-Bit 4:2:2 YCrCb
The SD 8-bit 4:2:2 YCrCb pixel data is input on Pin S7 to Pin
S0, with S0 being the LSB.
The ED/HD 16-bit 4:2:2 Y pixel data is input on Pin Y7 to Pin
Y0, with Y0 being the LSB.
The ED/HD 16-bit 4:2:2 CrCb pixel data is input on Pin C7 to
Pin C0, with C0 being the LSB.
SD 8-Bit 4:2:2 YCrCb and ED/HD-DDR 8-Bit 4:2:2 YCrCb
The SD 8-bit 4:2:2 YCrCb pixel data is input on Pin S7 to Pin
S0, with S0 being the LSB.
The ED/HD-DDR 8-bit 4:2:2 Y pixel data is input on Pin Y7 to
Pin Y0 upon the rising or falling edge of CLKIN_B. Y0 is the LSB.
The ED/HD-DDR 8-bit 4:2:2 CrCb pixel data is also input on Pin
Y7 to Pin Y0 upon the opposite edge of CLKIN_B. Y0 is the LSB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com