ADV7342 datasheet(55/88 Pages) AD

55 / 88 page

ADV7342/ADV7343

Rev. 0 | Page 55 of 88

SD HUE ADJUST CONTROL

Subaddress 0xA0

When enabled, the SD hue adjust control register (Subaddress

0xA0) is used to adjust the hue on the SD composite and chroma

outputs. This feature can be enabled using Subaddress 0x87, Bit 2.

Subaddress 0xA0 contains the bits required to vary the hue of

the video data, that is, the variance in phase of the subcarrier

during active video with respect to the phase of the subcarrier

during the color burst. The ADV7342/ADV7343 provide a

range of ±22.5° in increments of 0.17578125°. For normal

operation (zero adjustment), this register is set to 0x80. Values

0xFF and 0x00 represent the upper and lower limits, respectively,

of the attainable adjustment in NTSC mode. Values 0xFF and

0x01 represent the upper and lower limits, respectively, of the

attainable adjustment in PAL mode.

The hue adjust value is calculated using the following equation:

Hue Adjust

(°) = 0.17578125° (HCRd − 128)

where HCRd is the hue adjust control register (decimal)

For example, to adjust the hue by +4°, write 0x97 to the hue

adjust control register.

151

128

17578125

≈

⎟

⎠

⎞

⎜

⎝

⎛

where the sum is rounded to the nearest integer.

To adjust the hue by −4°, write 0x69 to the hue adjust control

105

128

17578125

≈

⎟

⎠

⎞

⎜

⎝

⎛

−

where the sum is rounded to the nearest integer.

SD BRIGHTNESS DETECT

Subaddress 0xBA

The ADV7342/ADV7343 allow monitoring of the brightness

level of the incoming video data. The SD brightness detect

SD BRIGHTNESS CONTROL

Subaddress 0xA1, Bits[6:0]

When this feature is enabled, the SD brightness/WSS control

adding a programmable setup level onto the scaled Y data. This

feature can be enabled using Subaddress 0x87, Bit 3.

For NTSC with pedestal, the setup can vary from 0 IRE to 22.5 IRE.

For NTSC without pedestal and for PAL, the setup can vary

from −7.5 IRE to +15 IRE.

The SD brightness control register is an 8-bit register. The seven

LSBs of this 8-bit register are used to control the brightness

level, which can be a positive or negative value.

For example, to add +20 IRE brightness level to an NTSC signal

with pedestal, write 0x28 to Subaddress 0xA1.

0 × (SD Brightness Value) =

0 × (IRE Value × 2.015631) =

0 × (20 × 2.015631) = 0 × (40.31262) ≈ 0x28

To add –7 IRE brightness level to a PAL signal, write 0x72 to

Subaddress 0xA1.

0 × (SD Brightness Value) =

0 × (IRE Value × 2.075631) =

0 × (7 × 2.015631) = 0x(14.109417) ≈ 0001110b

0001110b into twos complement = 1110010b = 0x72

Table 45. Sample Brightness Control Values1

Setup Level

(NTSC) with

Pedestal

Setup Level

(NTSC)

Without

Pedestal

Setup

Level

(PAL)

Brightness

Control

Value

22.5 IRE

15 IRE

0x1E

15 IRE

7.5 IRE

0x0F

7.5 IRE

0 IRE

0x00

0 IRE

−7.5 IRE

0x71

1 Values in the range of 0x3F to 0x44 could result in an invalid output signal.

SD INPUT STANDARD AUTO DETECTION

Subaddress 0x87, Bit 5

The ADV7342/ADV7343 include an SD input standard auto-

detect feature. This SD feature can be enabled by setting

Subaddress 0x87, Bit 5 to 1.

When enabled, the ADV7342/ADV7343 can automatically

identify an NTSC or PAL B/D/G/H/I input stream. The

ADV7342/ADV7343 automatically update the subcarrier

frequency registers with the appropriate value for the identified

standard. The ADV7342/ADV7343 are also configured to

correctly encode the identified standard.

The SD standard bits (Subaddress 0x80, Bits[1:0]) and the

subcarrier frequency registers are not updated to reflect the

identified standard. All registers retain their default or user-

defined values.

NTSC WITHOUT PEDESTAL

NO SETUP

VALUE ADDED

POSITIVE SETUP

VALUE ADDED

100 IRE

0 IRE

NEGATIVE SETUP

VALUE ADDED

–7.5 IRE

+7.5 IRE

Figure 68. Examples of Brightness Control Values

ADV7342 数据表(PDF) 55 Page - Analog Devices

ADV7342 数据表(HTML) 55 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载

链接网址

ADV7342 数据表(PDF) 55 Page - Analog Devices

ADV7342 数据表(HTML) 55 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表 下载

链接网址

数据表下载