CS43L21 datasheet(9/63 Pages) CIRRUS

9 / 63 page

DS723A1

CS43L21

2. TYPICAL CONNECTION DIAGRAMS

1 µF

+1.8 V or +2.5 V

1 µF

FILT+

0.1 µF

1 µF

DGND

0.1 µF

+1.8 V, +2.5 V

or +3.3 V

SCL/CCLK

SDA/CDIN

RESET

2 k

Ω

See Note 1

LRCK

AGND

AD0/CS

MCLK

SCLK

0.1 µF

VA_HP

SDIN

CS43L21

2 k

Ω

1 µF

+1.8 V or +2.5 V

AOUTB

AOUTA

470

Ω

470

Ω

Rext

See Note 2

Note 1:

Resistors are required for I²C

control port operation

For best response to Fs/2 :

()

470

ext

This circuitry is intended for applications where the

CS43L21 connects directly to an unbalanced output of the

device. For internal routing applications please see the

DAC Analog Output Characteristics section for loading

limitations.

Note 2 :

Digital Audio

Processor

0.1 µF

Headphone Out

Left & Right

Line Level Out

Left & Right

Speaker Driver

FLYP

FLYN

VSS_HP

GND_HP

1 µF

51.1

Ω

0.022 µF

1 µF

* *Use low ESR ceramic capacitors.

See Note 3

Note 3:

Series resistance in the path of the power supplies must

be avoided. Any voltage drop on VA_HP will directly

impact the negative charge pump supply (VSS_HP) and

result in clipping on the audio output .

1.5 µF

See Note 4

Note 4 :

Larger capacitors, such as 1.5 µF, improves the charge

pump performance (and subsequent THD+N) at the full

scale output power achieved with gain (G) settings

greater than default.

Figure 1. Typical Connection Diagram (Software Mode)

CS43L21 数据表(PDF) 9 Page - Cirrus Logic

CS43L21 数据表(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表下载

链接网址

CS43L21 数据表(PDF) 9 Page - Cirrus Logic

CS43L21 数据表(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表 下载

链接网址

数据表下载