CS43L21 datasheet(24/63 Pages) CIRRUS

24 / 63 page

DS723A1

CS43L21

4.3

Analog Outputs

AOUTA and AOUTB are the ground-centered line or headphone outputs. Various signal processing options

are available, including an internal Beep Generator. The desired path to the DAC must be selected using

the DATA_SEL[1:0] bits.

4.3.1

De-Emphasis Filter

The CODEC includes on-chip digital de-emphasis optimized for a sample rate of 44.1 kHz. The filter re-

sponse is shown in Figure 9. The de-emphasis feature is included to accommodate audio recordings that

utilize 50/15

µs pre-emphasis equalization as a means of noise reduction. De-emphasis is only available

in Single-Speed Mode.

Software

Controls:

“DAC Control (Address 09h)” on page 42.

Software

Controls:

“DAC Control (Address 09h)” on page 42.

Hardware

Control:

Setting

Selection

“DEM” pin 4. LO

No De-Emphasis

De-Emphasis Applied

Charge

Pump

Left/Right

HP Out

Switched

Capacitor DAC

and Filter

Headphone

Amp - GND

Centered

PDN_DACA

PDN_DACB

DATA_SEL[1:0]

CHRG_FREQ[3:0]

HP_GAIN[2:0]

Beep

Generator

Bass/

Treble/

Control

VOL

Peak

Detect

Limiter

Chnl Vol.

Settings

Demph

VOL

+12dB/-102dB

0.5dB steps

OUTA_VOL[7:0]

OUTB_VOL[7:0]

+12dB/-51.5dB

0.5dB steps

PCMMIXA_VOL[6:0]

PCMMIXB_VOL[6:0]

0dB/-50dB

2.0dB steps

BPVOL[4:0]

MUTE_PCMMIXA

MUTE_PCMMIXB

DEEMPH

BASS[3:0]

TREB[3:0]

+12.0dB/-10.5dB

1.5dB steps

BASS_CF[1:0]

TREB_CF[1:0]

TC_EN

SIGNAL PROCESSING ENGINE (SPE)

DAC_SZC[1:0]

DACA_MUTE

DACB_MUTE

INV_DACA

INV_DACB

DAC_SNGVOL

AMUTE

ARATE[7:0]

RRATE[7:0]

MAX[2:0]

MIN[2:0]

LIM_SRDIS

LIM_ZCDIS

LIMIT_EN

PCMA[1:0]

PCMB[1:0]

OFFTIME[2:0]

ONTIME[3:0]

FREQ[3:0]

REPEAT

BEEP

Channel

Swap

Figure 8. Output Architecture

CS43L21 数据表(PDF) 24 Page - Cirrus Logic

CS43L21 数据表(HTML) 24 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表下载