数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM29BDD160G 数据表(PDF) 18 Page - Advanced Micro Devices

部件名 AM29BDD160G
功能描述  16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM29BDD160G 数据表(HTML) 18 Page - Advanced Micro Devices

Back Button AM29BDD160G Datasheet HTML 14Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 15Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 16Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 17Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 18Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 19Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 20Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 21Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 22Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 79 page
background image
16
Am29BDD160G
June 7, 2006
Table 5.
Am29BDD160 Autoselect Codes (High Voltage Method)
L = Logic Low = V
IL, H = Logic High = VIH, SA = Sector Address, X = Don’t care.
Note: The autoselect codes may also be accessed in-system via command sequences. See Tables 18 and 20.
Asynchronous Read Operation
(Non-Burst)
The device has two control functions which must be
satisfied in order to obtain data at the outputs. CE# is
the power control and should be used for device selec-
tion. OE# is the output control and should be used to
gate data to the output pins if the device is selected.
The device is power-up in an asynchronous read
mode. In the asynchronous mode the device has two
control functions which must be satisfied in order to
obtain data at the outputs. CE# is the power control
and should be used for device selection. OE# is the
output control and should be used to gate data to the
output pins if the device is selected.
Address access time (t
ACC) is equal to the delay from
stable addresses to valid output data. The chip enable
access time (t
CE) is the delay from the stable ad-
dresses and stable CE# to valid data at the output
pins. The output enable access time is the delay from
the falling edge of OE# to valid data at the output pins
(assuming the addresses have been stable for at least
t
ACC–tOE time).
Note: Operation is shown for the 32-bit data bus. For the 16-bit data bus, A-1 is required.
Figure 1.
Asynchronous Read Operation
Description
CE# OE# WE#
A18
to
A11 A10
A9
A8
A7
A6
A5
to
A4
A3
A2
A1
A0
DQ7
to
DQ0
Manufacturer ID:
AMD
LL
H
X
X
VID
XX
L
XXX
L
L
0001h
Read Cycle 1
L
L
H
X
X
VID
X
L
L
X
LLL
H
007Eh
Read Cycle 2
L
L
H
X
X
VID
XL
L
L
H
H
H
L
0008h
Read Cycle 3
LL
H
X
X
VID
X
L
L
L
HH
HH
0000h (top boot
block)
0001h (bottom boot
block)
PPB Protection
Status
LL
H
SAX
VID
X
L
L
LLL
H
L
0000h (unprotected)
0001h (protected)
D0
D1
D2
D3
D3
CE#
CLK
ADV#
A0-A18
DQ0-DQ31
OE#
WE#
IND/WAIT#
VIH
Float
VOH
Address 0
Address 1
Address 2
Address 3
Float



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com