数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM29BDD160G 数据表(PDF) 61 Page - Advanced Micro Devices

部件名 AM29BDD160G
功能描述  16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM29BDD160G 数据表(HTML) 61 Page - Advanced Micro Devices

Back Button AM29BDD160G Datasheet HTML 57Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 58Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 59Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 60Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 61Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 62Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 63Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 64Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 65Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 79 page
background image
June 7, 2006
Am29BDD160G
59
AC CHARACTERISTICS
Burst Mode Read
Note: See Product Selector Guide for minimum initial clock delay prior to initial valid data. t
IACC may also be calculated using the
following formula: t
IACC = (clock delays) x (clock period) + tBACC.
Parameter
Description
Speed Options
Unit
JEDEC
Std.
54D
64C
65A
t
IACC
Asynchronous Access Time ADV# Valid Clock
to Output Delay (See Note)
Max
54
64
67
ns
t
BACC
Burst Access Time Valid Clock to Output Delay
Max
9 FBGA 9.5
PQFP
10 FBGA 10
PQFP
17
ns
t
ADVCS
ADV# Setup Time to Rising (Falling) Edge of
CLK
Min
4
5
7
ns
t
ADVCH
ADV# Hold Time
Min
2
ns
t
ADVP
ADV# Pulse Width
Min
15
15
18
ns
t
BDH
Data Hold Time from Next Clock Cycle
Max
4
ns
t
DVCH
Valid Data Hold from CLK
Min
2
3
3
ns
t
DIND
CLK to Valid IND/WAIT#
Max
9 FBGA 9.5
PQFP
10 FBGA 10
PQFP
17
ns
t
INDH
IND/WAIT# Hold from CLK
Min
2
3
3
ns
t
IACC
CLK to Valid Data Out, Initial Burst Access
Max
54
60
68
ns
t
CLK
CLK Period
Min
15
18
25
ns
Max
60
t
CR
CLK Rise Time
Max
3
ns
t
CF
CLK Fall Time
Max
3
ns
t
CH
CLK High Time
Min
2.5
2.5
3
ns
t
CL
CLK Low Time
Min
2.5
2.5
3
ns
t
CH
CE# Hold Time
Min
3
ns
t
ACS
Address Setup Time to CLK (See Note)
Min
5
6
7
ns
t
ACH
Address Hold Time from ADV# Rising Edge
(See Note)
Min
1
2
2
ns
t
OE
Output Enable to Output Valid
Max
20
ns
t
DF
t
OEZ
Output Enable to Output High Z
Min
2
3
3
ns
Max
10
15
17
t
EHQZ
t
CEZ
Chip Enable to Output High Z
Max
10
15
17
ns
t
CES
CE# Setup Time to Clock
Min
4
5
6
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com