| 数据搜索系统,热门电子元器件搜索 |
|
MPC8540CPX667JC 数据表(PDF) 27 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540CPX667JC 数据表(HTML) 27 Page - Freescale Semiconductor, Inc |
|
27 / 104 page ![]() MPC8540 Integrated Processor Hardware Specifications, Rev. 4 Freescale Semiconductor 27 Ethernet: Three-Speed,10/100, MII Management 8.2.2.2 MII Receive AC Timing Specifications Table 26 provides the MII receive AC timing specifications. Figure 10 shows the MII receive AC timing diagram. Figure 10. MII Receive AC Timing Diagram Table 26. MII Receive AC Timing Specifications At recommended operating conditions with LVDD of 3.3 V ± 5%, or LVDD=2.5V ± 5%. Parameter/Condition Symbol 1 Min Typ Max Unit RX_CLK clock period 10 Mbps tMRX 3 —400 — ns RX_CLK clock period 100 Mbps tMRX —40— ns RX_CLK duty cycle tMRXH/tMRX 35 — 65 % RXD[3:0], RX_DV, RX_ER setup time to RX_CLK tMRDVKH 10.0 — — ns RXD[3:0], RX_DV, RX_ER hold time to RX_CLK tMRDXKH 10.0 — — ns RX_CLK clock rise and fall time tMRXR, tMRXF 2,3 1.0 — 4.0 ns Note: 1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMRDVKH symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the tMRX clock reference (K) going to the high (H) state or setup time. Also, tMRDXKL symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the tMRX clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of tMRX represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). 2.Signal timings are measured at 0.7 V and 1.9 V voltage levels. 3.Guaranteed by design. RX_CLK RXD[3:0] tMRDXKH tMRX tMRXH tMRXR tMRXF RX_DV RX_ER tMRDVKH Valid Data |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |