MPC8540CPX667JC datasheet(18/104 Pages) FREESCALE

18 / 104 page

MPC8540 Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

DDR SDRAM

Figure 3. DDR SDRAM Interface Input Timing

6.2.2 DDR SDRAM Output AC Timing Specifications

For chip selects MCS1 and MCS2, there will always be at least 200 DDR memory clocks coming out of

self-refresh after an HRESET before a precharge occurs. This will not necessarily be the case for chip

selects MCS0 and MCS3.

6.2.2.1

DLL Enabled Mode

Table 16 and Table 17 provide the output AC timing specifications and measurement conditions for the

DDR SDRAM interface with the DDR DLL enabled.

Table 16. DDR SDRAM Output AC Timing Specifications–DLL Mode

At recommended operating conditions with GVDD of 2.5 V ± 5%.

Parameter

Symbol 1

Min

Max

Unit

Notes

MCK[n] cycle time, (MCK[n]/MCK[n] crossing)

tMCK

610

On chip Clock Skew

tMCKSKEW

—

150

3, 8

MCK[n] duty cycle

tMCKH/tMCK

ADDR/CMD output valid

tDDKHOV

—3

4, 9

ADDR/CMD output invalid

tDDKHOX

1—

4, 9

Write CMD to first MDQS capture edge

tDDSHMH

tMCK + 1.5

tMCK + 4.0

MDQ/MECC/MDM output setup with respect to

MDQS

333 MHz

266 MHz

200 MHz

tDDKHDS,

tDDKLDS

900

1100

1200

—ps

6, 9

MDQ/MECC/MDM output hold with respect to

MDQS

333 MHz

266 MHz

200 MHz

tDDKHDX,

tDDKLDX

900

1100

1200

—ps

6, 9

MDQS preamble start

tDDSHMP

0.75

× t

MCK + 1.5

0.75

× t

MCK + 4.0

7, 8

MDQS[n]

MDQ[n]

tDISKEW

MPC8540CPX667JC 数据表(PDF) 18 Page - Freescale Semiconductor, Inc

MPC8540CPX667JC 数据表(HTML) 18 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载