数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8540CPX667JC 数据表(PDF) 10 Page - Freescale Semiconductor, Inc

部件名 MPC8540CPX667JC
功能描述  Integrated Processor Hardware Specifications
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8540CPX667JC 数据表(HTML) 10 Page - Freescale Semiconductor, Inc

Back Button MPC8540CPX667JC Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 14Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 104 page
background image
MPC8540 Integrated Processor Hardware Specifications, Rev. 4
10
Freescale Semiconductor
Electrical Characteristics
Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8540.
Figure 2. Overshoot/Undershoot Voltage for GVDD/OVDD/LVDD
The MPC8540 core voltage must always be provided at nominal 1.2 V (see Table 2 for actual
recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of
supply pins and must be provided at the voltages shown in Table 2. The input voltage threshold scales with
respect to the associated I/O supply voltage. OVDD and LVDD based receivers are simple CMOS I/O
circuits and satisfy appropriate LVCMOS type specifications. The DDR SDRAM interface uses a
single-ended differential receiver referenced the externally supplied MVREF signal (nominally set to
GVDD/2) as is appropriate for the SSTL2 electrical signaling standard.
Input voltage
DDR DRAM signals
MVIN
GND to GVDD
V
DDR DRAM reference
MVREF
GND to GVDD/2
V
Three-speed Ethernet signals
LVIN
GND to LVDD
V
PCI/PCI-X, local bus, RapidIO,
10/100 Ethernet, MII
management, DUART,
SYSCLK, system control and
power management, I2C, and
JTAG signals
OVIN
GND to OVDD
V
Die-junction temperature
Tj
0 to 105
•C
Table 2. Recommended Operating Conditions (continued)
Characteristic
Symbol
Recommended
Value
Unit
GND
GND – 0.3 V
GND – 0.7 V
Not to Exceed 10%
G/L/OVDD + 20%
G/L/OVDD
G/L/OVDD + 5%
of tSYS
1
tSYS refers to the clock period associated with the SYSCLK signal.
VIH
VIL
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com