 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MPC8540CPX667JC 数据表(PDF) 62 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540CPX667JC 数据表(HTML) 62 Page - Freescale Semiconductor, Inc |
|
|
62 / 104 page  MPC8540 Integrated Processor Hardware Specifications, Rev. 4 62 Freescale Semiconductor RapidIO 13.3.2 RapidIO Receiver AC Timing Specifications The RapidIO receiver AC timing specifications are provided in Table 50. A receiver shall comply with the specifications for each data rate/frequency for which operation of the receiver is specified. Unless otherwise specified, these specifications are subject to the following conditions. • The specifications apply over the supply voltage and ambient temperature ranges specified by the device vendor. • The specifications apply for any combination of data patterns on the data signals. • The specifications apply over the receiver common mode and differential input voltage ranges. • Clock specifications apply only to clock signals. • Data specifications apply only to data signals (FRAME, D[0:7]) Table 50. RapidIO Receiver AC Timing Specifications—500 Mbps Data Rate Characteristic Symbol Range Unit Notes Min Max Duty cycle of the clock input DC 47 53 % 1, 5 Data valid DV 1080 ps 2 Allowable static skew between any two data inputs within a 8-/9-bit group tDPAIR — 380 ps 3 Allowable static skew of data inputs to associated clock tSKEW,PAIR –300 300 ps 4 Notes: 1.Measured at VID = 0 V. 2.Measured using the RapidIO receive mask shown in Figure 39. 3.See Figure 42. 4.See Figure 41 and Figure 42. 5.Guaranteed by design. Table 51. RapidIO Receiver AC Timing Specifications—750 Mbps Data Rate Characteristic Symbol Range Unit Notes Min Max Duty cycle of the clock input DC 47 53 % 1, 5 Data valid DV 600 — ps 2 Allowable static skew between any two data inputs within a 8-/9-bit group tDPAIR —400 ps 3 Allowable static skew of data inputs to associated clock tSKEW,PAIR –267 267 ps 4 Notes: 1.Measured at VID = 0 V. 2.Measured using the RapidIO receive mask shown in Figure 39. 3.See Figure 42. 4.See Figure 41 and Figure 42. 5.Guaranteed by design. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
