数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8540CPX667JC 数据表(PDF) 38 Page - Freescale Semiconductor, Inc

部件名 MPC8540CPX667JC
功能描述  Integrated Processor Hardware Specifications
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8540CPX667JC 数据表(HTML) 38 Page - Freescale Semiconductor, Inc

Back Button MPC8540CPX667JC Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 42Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 104 page
background image
MPC8540 Integrated Processor Hardware Specifications, Rev. 4
38
Freescale Semiconductor
Local Bus
Table 37 describes the general timing parameters of the local bus interface of the MPC8540 with the DLL
bypassed.
Table 37. Local Bus General Timing Parameters—DLL Bypassed
Parameter
POR Configuration
Symbol 1
Min
Max
Unit
Notes
Local bus cycle time
tLBK
6.0
ns
2
Internal launch/capture clock to LCLK
delay
tLBKHKT
2.3
3.9
ns
8
LCLK[n] skew to LCLK[m] or LSYNC_OUT
tLBKSKEW
150
ps
3, 9
Input setup to local bus clock (except
LUPWAIT)
tLBIVKH1
5.7
ns
4, 5
LUPWAIT input setup to local bus clock
tLBIVKH2
5.6
ns
4, 5
Input hold from local bus clock (except
LUPWAIT)
tLBIXKH1
-1.8
ns
4, 5
LUPWAIT input hold from local bus clock
tLBIXKH2
-1.3
ns
4, 5
LALE output transition to LAD/LDP output
transition (LATCH hold time)
tLBOTOT
1.5
ns
6
Local bus clock to output valid (except
LAD/LDP and LALE)
TSEC2_TXD[6:5] = 00
tLBKLOV1
—-0.3
ns
4
TSEC2_TXD[6:5] = 11
(default)
1.2
Local bus clock to data valid for LAD/LDP
TSEC2_TXD[6:5] = 00
tLBKLOV2
—-0.1
ns
4
TSEC2_TXD[6:5] = 11
(default)
1.4
Local bus clock to address valid for LAD
TSEC2_TXD[6:5] = 00
tLBKLOV3
—0
ns
4
TSEC2_TXD[6:5] = 11
(default)
1.5
Local bus clock to LALE assertion
tLBKHOV4
—0
ns
4
Output hold from local bus clock (except
LAD/LDP and LALE)
TSEC2_TXD[6:5] = 00
tLBKLOX1
-3.2
ns
4
TSEC2_TXD[6:5] = 11
(default)
-2.3
Output hold from local bus clock for
LAD/LDP
TSEC2_TXD[6:5] = 00
tLBKLOX2
-3.2
ns
4
TSEC2_TXD[6:5] = 11
(default)
-2.3
Local bus clock to output high Impedance
(except LAD/LDP and LALE)
TSEC2_TXD[6:5] = 00
tLBKLOZ1
—0.2
ns
7
TSEC2_TXD[6:5] = 11
(default)
1.5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com