MPC8540CPX667JC datasheet(17/104 Pages) FREESCALE

17 / 104 page

MPC8540 Integrated Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

DDR SDRAM

Table 14 provides the DDR capacitance.

6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

6.2.1 DDR SDRAM Input AC Timing Specifications

Table 15 provides the input AC timing specifications for the DDR SDRAM interface.

MVREF input leakage current

IVREF

—100

μA

Notes:

1.GVDD is expected to be within 50 mV of the DRAM GVDD at all times.

2.MVREF is expected to be equal to 0.5 × GVDD, and to track GVDD DC variations as measured at the receiver.

Peak-to-peak noise on MVREF may not exceed ±2% of the DC value.

3.VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected

to be equal to MVREF. This rail should track variations in the DC level of MVREF.

4.VIH can tolerate an overshoot of 1.2V over GVDD for a pulse width of ≤3 ns, and the pulse width cannot be greater

than tMCK. VIL can tolerate an undershoot of 1.2V below GND for a pulse width of ≤3 ns, and the pulse width

cannot be greater than tMCK.

5.Output leakage is measured with all outputs disabled, 0 V

≤ V

OUT ≤ GVDD.

Table 14. DDR SDRAM Capacitance

Parameter/Condition

Symbol

Min

Max

Unit

Notes

Input/output capacitance: DQ, DQS, MSYNC_IN

CIO

Delta input/output capacitance: DQ, DQS

CDIO

—0.5

Note:

1.This parameter is sampled. GVDD = 2.5 V ± 0.125 V, f = 1 MHz, TA = 25°C, VOUT = GVDD/2, VOUT (peak to peak) = 0.2 V.

Table 15. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GVDD of 2.5 V ± 5%.

Parameter

Symbol

Min

Max

Unit

Notes

AC input low voltage

VIL

—MVREF – 0.31

AC input high voltage

VIH

MVREF + 0.31

GVDD + 0.3

MDQS—MDQ/MECC input skew per byte

For DDR = 333 MHz

For DDR

≤ 266 MHz

tDISKEW

-750

-1125

750

1125

1, 2

Note:

1.Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if

≤ n ≤ 7) or ECC (MECC[{0...7}] if n=8).

2.For timing budget analysis, the MPC8540 consumes

±550 ps of the total budget.

Table 13. DDR SDRAM DC Electrical Characteristics

Parameter/Condition

Symbol

Min

Max

Unit

Notes

MPC8540CPX667JC 数据表(PDF) 17 Page - Freescale Semiconductor, Inc

MPC8540CPX667JC 数据表(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

MPC8540CPX667JC 数据表(PDF) 17 Page - Freescale Semiconductor, Inc

MPC8540CPX667JC 数据表(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载